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Abstract
In this thesis, the elevated temperature stability of Vitesse Semiconductor's HGaAs3
GaAs enhancement and depletion MESFET process is characterized for application in
optoelectronic integration by selective-area epitaxial regrowth. A metallurgical reaction
between AlCux (x = 0.01) and WN x (x = 0.1 - 0.2) has been identified as responsible for
increased interconnect metal sheet resistance and increased ohmic contact resistance after
elevated temperature thermal cycles. The HGaAs3 process interconnect metal sheet resis-
tance displayed Arrhenius thermal cycle temperature dependence with activation energy
3.5eV and linear thermal cycle time dependence before saturating at 15 times the before
cycle sheet resistance. The physical mechanism responsible for the increased sheet resis-
tance has been identified as a metallurgical reaction between the AlCu x core and WN x
cladding layers. The HGaAs3 process ohmic contact resistance increase after thermal
cycles obeyed a delayed Arrhenius temperature dependence, showed a high degree of
unpredictably, and was responsible for increased MESFET source resistance and
decreased MESFET transconductance and saturation current. A strong correlation of the
ohmic contact resistance increase with the metal 1 via to ohmic metal edge spacing moti-
vated the hypothesis that the ohmic contact deterioration begins upon penetration of Al-
W-N compounds to the edge of the ohmic metal. Increased nitrogen content WNx reaction
barriers and increased metal 1 to ohmic contact via spacing are proposed as possibilities to
improve the HGaAs3 interconnect and ohmic contact elevated temperature stability.
Clifton G. Fonstad, Jr.
Professor of Electrical Engineering
Acknowledgments
I would like to sincerely thank Professor Clifton G. Fonstad for his understanding,
guidance and support during my research work at MIT. I also wish to express my appreci-
ation to the entire Compound Semiconductor Materials and Devices Research Group not
only for their numerous suggestions and contributions to this work, but for their support
and friendship the past year and a half. In particular, I thank Krishna Shenoy for his
advice, training and insights.
I owe a great deal of gratitude to Vitesse Semiconductor for providing the integrated
circuits used in this thesis. Special thanks is in order for James Mikkelson at Vitesse Semi-
conductor for his patience and support through numerous emails and faxes over the past
six months. Without Jim's exceptional insight and encouragement, this thesis would not
have been possible.
Finally, I would like to thank my family and friends for maintaining my non-academic
well-being. I thank my parents for their financial and spiritual support and my sister for
her friendship and understanding. Special thanks goes to my love, Gerri Ronquillo, for the
numerous phone calls and visits which helped keep me in high spirits. Lastly, I thank God
for blessing me with the talent, opportunity and strength to pursue my dreams.

Table of Contents
1 Introduction 11
1.1 M otivation............................................................................................... 11
1.2 G oals ....................................................................................................... 14
2 Refractory Metal VLSI GaAs Technology 15
2.1 Vitesse Semiconductor HGaAs3 E/D MESFET Process..................... 15
2.2 Contact Metallization Systems ............................................................... 19
2.2.1 Metal / Semiconductor Interface................................ ..... 19
2.2.2 Gate Metal................................................. 23
2.2.3 Ohmic Metal ................................................................ 25
2.3 Interconnect Metallization Systems ...................................... .... . 29
2.3.1 Multi-layer Interconnect Metal ....................................... 29
2.3.2 Conductor Layers ..................................................................... 30
2.3.3 B arrier Layers .......................................................................... 33
3 Electrical Test Structures and Testing Methods 37
3.1 O verview ............................................ ............................................... 37
3.1.1 Test Structures ......................................... ............ 37
3.1.2 Electrical Test Equipment.............................. ......... 38
3.2 Resistor Structures ..................................................... 38
3.2.1 Modeling ............................................................................... 38
3.2.2 Measurement................................................................. 41
3.3 M ESFE Ts............... ............................................................................... 47
3.3.1 Modeling ..................................................... 47
3.3.2 Measurement................................................................. 54
3.4 R ing O scillators ...................................................................................... 58
3.4.1 Modeling ..................................................... 58
3.4.2 Measurement .................................... 63
4 Thermal Cycle Results 65
4.1 Experimental Procedure................................................................. 65
4.2 Interconnect Metal Thermal Response ........................................ 68
4.2.1 Experimental Observations ...................................................... 68
4.2.2 Discussion .................................................... 74
4.3 Ohmic Contact Thermal Cycle Response ....................................... 80
4.3.1 Experimental Observations .................................... ........ 80
4.3.2 Discussion ....................................................................... 86
4.4 MESFET and Ring Oscillator Thermal Response .................................. 91
4.4.1 Experimental Observations ....................................... ............ 91
4.4.2 Discussion ....................................................................... 95
5 Conclusions 101
5.1 Sum m ary ........................................ 101
5.2 Continuing Research ................................ 102
5.2.1 Improved WNx Diffusion Barrier ...................................... 102
5.2.2 Circuit Layout Design.............................. 105
A Motorola CS1 Process Thermal Cycle Response 107
B Vitesse Process Control Monitor Test Structures 115
C Thermal Cycle Data Sheets 117
D Circuit Layout Design 119
References 147
List of Figures
Figure 1.1: Vitesse HGaAs2 50mmx 1.2mm EFET 3 Hour Thermal Cycle
R esponse .............................................................................................. 13
Figure 2.1: HGaAs3 Process Flow Schematic through Metal 1 ............................ 17
Figure 2.2: Metal-Semiconductor Interface Conduction Mechanisms .................. 20
Figure 2.3: Theoretical Contact Resistance Dependence on Ndand Ob .................. 22
Figure 2.4: Energy Band Diagrams of Metal / N+-GaAs Contacts ....................... 27
Figure 2.5: Generic Multilevel Metallization Stack ...................................... 31
Figure 3.1: HGaAs3 PCM Test Bar Photograph. Magnification: 100X ................ 37
Figure 3.2: Generalized IC Resistor Schematic ........................................................ 38
Figure 3.3: Transmission Line M odel ....................................................................... 40
Figure 3.4: Large Transmission Line Model Structures. Magnification: 200X ....... 41
Figure 3.5: Small Transmission Line Model Structures. Magnification: 200X ....... 41
Figure 3.6: TLM Ohmic Contact Resistance and S/D Implant Sheet
Resistance Extraction ............................................................ . .. 42
Figure 3.7: Small TLM Half Resistance Measurement Schematic ......... ............. 43
Figure 3.8: Metal 1 1.2 micron width 1101 Square Metal 1 Resistor with
Metal 2 Top Plate. Magnification: 400X ...................................... 44
Figure 3.9: Contact String of 72 4 Micron Square Metal 3 to Metal 4
Contacts. Magnification: 400X ...................................... ...... 45
Figure 3.10: Metal 1 1.2 Micron Width, 1.8 Micron Spacing Inter-digitated
Fingers. Magnification: 400X ....................................... ..... 45
Figure 3.11: M ESFET Schem atic ............................................................................. 47
Figure 3.12: MESFET Circuit Model ................................................. 50
Figure 3.13: Source Resistance Schematic ............................................................... 51
Figure 3.14: Measured and Simulated MESFET I-V Characteristics .................... 53
Figure 3.15: 10xl micron EFETs. Magnification: 400X ..................................... 54
Figure 3.16: Saturation Current (Isat) Extraction ..................................... .... 55
Figure 3.17: Threshold Voltage (VT) and Transconductance (gm) Extraction ......... 55
Figure 3.18: Source Resistance (rs) Extraction ...................................... ..... 56
Figure 3.19: Barrier Height (0b) and Ideality (n) Extraction ................................. 57
Figure 3.20: Ring Oscillator Schematic ............................................. 59
Figure 3.21: Schematic Two Inverter Slice from a DCFL Ring Oscillator .............. 59
Figure 3.22: Inverter Pull Up and Pull Down I-V Characteristics ......................... 60
Figure 3.23: Load Line Construction of the DCFL Loaded Inverter VTC ............... 61
Figure 3.24: HSPICE Simulated DCFL Loaded Inverter VTC ................................ 61
Figure 3.25: 23 Stage Ring Oscillator Photograph. Magnification: 400X ............ 63
Figure 3.26: HSPICE Inverter String Transient Analysis .................................... 64
Figure 4.1: Thermal Cycle Type A and B Time - Temperature Profiles .................. 66
Figure 4.2: Thermal Cycle Locations in Time-Temperature Space ...................... 67
Figure 4.3: Vitesse HGaAs3 Metal Sheet Resistance as a Function of 5 Hour
Thermal Cycle Temperature ........................................ ..... 68
Figure 4.4: Vitesse HGaAs3 Metal Sheet Resistance as a Function of 45
Minute Thermal Cycle Temperature ................................................. 69
Figure 4.5: Vitesse HGaAs3 Metal Sheet Resistance as a Function of 6000 C
Thermal Cycle Duration ................................................ 69
Figure 4.6: Vitesse HGaAs3 Metal Sheet Resistance as a Function of 475 0 C
Thermal Cycle Duration ................................................ 70
Figure 4.7: Vitesse HGaAs3 Inter-metal Resistance per Contact as a
Function of 5 Hour Thermal Cycle Temperature ............................ 71
Figure 4.8: Vitesse HGaAs3 Metal 4 1000X Optical Micrographs Before and
After 5000 C, 5250C and 5500C 5 Hour Thermal Cycles ................. 72
Figure 4.9: Vitesse HGaAs3 PCM Test Bar 50X Optical Micrographs Before
and After 5000 C, 550 0C and 6000 C 5 Hour Thermal Cycles ............. 73
Figure 4.10: Schematic Cross Sections of the Gate Metal, Ohmic Metal and
Metal 1 Snake Resistors ............................................... 74
Figure 4.11: Vitesse HGaAs3 Metal 1 Sheet Resistance Thermal Cycle
Response Arrhenius-Based Curve Set ................................................. 77
Figure 4.12: Vitesse HGaAs3 M1-OM-N+ and M1-OM Resistance per
Contact and N+ Sheet Resistance as a Function of 5 Hour
Thermal Cycle Temperature ............................................ 80
Figure 4.13: Vitesse HGaAs3 M1-OM-N+ and M1-OM Resistance per
Contact and N+ Sheet Resistance as a Function of 45 minute
Thermal Cycle Temperature ............................................ 81
Figure 4.14: Vitesse HGaAs3 Large TLM S/D Sheet Resistance and Ohmic
Contact Resistance Extractions after 5 Hour Thermal Cycles ............ 82
Figure 4.15: Vitesse HGaAs3 MESFET Source Resistance Increase Plotted
as a Function Inverse Contact Width after 5 Hour Thermal
Cycles, Before Cycle, Rs = 900 ohm um ...................................... 83
Figure 4.16: Vitesse HGaAs3 Small TLM Half Resistance I - V
Characteristics Before and After 5 hour 500C, 525C and 550C
Thermal Cycles ....................................................... 84
Figure 4.17: Vitesse HGaAs3 Average MESFET Source Resistance and
Large and Small TLM Resistance per Contact as a Function of
5 Hour Thermal Cycle Temperature .................................... ... 85
Figure 4.18: Vitesse HGaAs3 Average MESFET Source Resistance and
Large andSmall TLM Resistance per Contact as a Function of 4
5 Minute Thermal Cycle Temperature ............................................... 85
Figure 4.19: Vitesse HGaAs3 M1-OM-N+ Contact String Resistance per
Contact Thermal Cycle Response Time-Temperature Curve Set ....... 87
Figure 4.20: Hypothetical Cross-Sections of the Ohmic Contact Barrier
Penetration Time Evolution at a Given Temperature ....................... 90
Figure 4.21: Vitesse HGaAs3 MESFET Source Resistance and
Transconductance Mean Value and Coefficient of Variation as a
Function of 5 Hour Thermal Cycle Temperature ............................. 91
Figure 4.22: Vitesse HGaAs3 MESFET Source Resistance,
Transconductance and Saturation Current as a Function of 5
Hour Thermal CycleTemperature ..................................................... 92
Figure 4.23: Vitesse HGaAs3 10xl Micron EFET Mean Threshold Voltage
Increase as a Function of 5 Hour Thermal Cycle Temperature ........ 93
Figure 4.24: Vitesse HGaAs3 Ring Oscillator Inverter Delay Measurements
Before and After 5 Hour Thermal Cycles ..................................... 94
Figure 4.25: Vitesse HGaAs3 10xl micron EFET I-V Characteristic
Measurement and Simulation Before Thermal Cycling ................... 96
Figure 4.26: Vitesse HGaAs3 10xl micron EFET I-V Characteristic
Measurement and Simulation After Thermal Cycling ..................... 97
Figure 4.27: Vitesse HGaAs3 Ring Oscillator Inverter Delay Measurements
Before and After 5 Hour Thermal Cycles ..................................... 99
Figure C. 1: Motorola CS 1 Long Metal Snake Resistance as a Function of
5 Hour Thermal Cycle Temperature ........................................ 108
Figure C.2: Motorola CS1 Metal 1 Wire Photographs (1000x) Before and
After a 5 Hour 6000 C Thermal Cycle ....................................... 109
Figure C.3: Motorola CS1 M1-OM Resistance per Contact, M1-OM-N+
Resistance per Contact and N+ Sheet Resistance as a Function
of 5 Hour Thermal Cycle Temperature ...................................... 110
Figure C.4: Motorola CS 1 Large TLM Contact Resistance, S/D Resistor
Resistance per Contact and Average MESFET Source
Resistance per Contact as a Function of 5 Hour Thermal Cycle
T em perature ........................................................................................ 111
Figure C.5: Motorola CS 1 EFET, DLFET and DHFET Source Resistance,
Transconductance and Saturation Current as a Function of 5
Hour Thermal Cycle Temperature ..................................... .... 113
Figure C.6: Motorola CS 1 MESFET Source Resistance and Transconductance
Mean Value and Relative Dispersion as a Function of 5 Hour
Thermal Cycle Temperature ..................................... 114
List of Tables
Table 2.1: Vitesse HGaAs3 Fabrication Sequence ....................................... 16
Table 2.1: HGaAs3 Dielectric and Metal Layer Deposition Characteristics ......... 19
Table 4.1: Metal 1 Sheet Resistance Thermal Activation Energies and
Constants .................................................................................... 76
Table 4.2: Ohmic Contact Breakdown Temperatures for 5 Hour and 45 Minute
Thermal Cycle Durations ........................................ ............ 88
Table 4.3: Ohmic Contact and Metal 1 Via Dimensions of Ohmic Contact
Structures...................................................... 89
Table 5.1: Improved WN x Barrier Layer Experiment Metallization
Compositions............................. 103
Table 5.2: Improved WNx Barrier Resistance Before and After 5 Hour
Thermal Cycles ...................................... 104
Chapter 1
Introduction
1.1 Motivation
The past two decades have witnessed breathtaking improvements in integrated circuit (IC)
size, speed, and density. However, with increasing chip sizes and decreasing feature sizes,
the rules of the game are beginning to change [1, 2]. Interconnect delays, rather than gate
delays, are increasingly limiting very large scale integration (VLSI) circuit and system
performance. Optical interconnections potentially offer solutions to many of the problems
associated with conventional conductive interconnects, especially at the inter-board and
inter-chip integration levels. Advantages of optical over electrical interconnects include
reduced cross talk, reduced capacitive loading, and reduced interconnect drive power.
A simple optical interconnection consists of an optical source, propagation media, and
detector. In a hybrid integration scheme, electronic and optical devices are separately
designed and fabricated, mounted on a common carrier, and wire or flip-chip bonded to
form a single optoelectronic component. For a high density of interconnects, monolithic
integration potentially offers performance and manufacturability advantages over hybrid
integration. In monolithic optoelectronic integration optical and electrical devices are fab-
ricated on a common substrate and are interconnected with lithographically defined metal-
lization. Unfortunately, silicon technology, which currently dominates commercial IC
production, is not conducive to monolithic optoelectronic integration because of funda-
mental material incompatibilities (thermal expansion coefficient and lattice constant mis-
match to direct bandgap materials) in fabricating optical sources on silicon substrates.
However, dependable and efficient light emitting sources have been demonstrated on Gal-
lium Arsenide (GaAs) substrates for decades.
In recent years, the high speed and low power prospects for GaAs integrated circuits
compared to Si ICs have driven the development of commercial VLSI GaAs technology.
This development has provided a viable platform for monolithic optoelectronic integration
on very large scale. An expedient approach to demonstrate optoelectronic integrated cir-
cuit (OEIC) operation using this platform has been explored at MIT over the past few
years [3, 4, 5]. Heterostructure light emitting diodes have been integrated with fully pro-
cessed, commercially available, GaAs VLSI ICs using a novel technique. Optical device
heterostructures were epitaxially deposited and processed in windows opened in the cir-
cuitry that extend down to the GaAs substrate. Monolithic optoelectronic integration is
realized after metal interconnection of the optical devices with their surrounding electron-
ics circuitry.
The success of this method of monolithic optoelectronic integration relies on the abil-
ity of the underlying electronics to withstand the fabrication steps of the optical devices,
particularly the thermal cycle associated with the epitaxial regrowth. The thermal cycle
response of commercially available VLSI GaAs ICs from Vitesse Semiconductor Corpo-
ration's HGaAs2 process has been investigated previously [3]. DC parameters were
extracted from 50ptmxl.2jtm (gate length x gate width) enhancement mode (EFET) and
10glmxl.2gm depletion mode (DFET) devices and from transmission line model (TLM)
structures before and after 3 hour thermal cycles ranging in temperature from 4000 C-
700 0C.
It was found that, after thermal cycling for 3 hours at temperatures below 5000 C, the
drift in extracted parameters was less than 10%. At 550 0C, the MESFET transconductance
(gm) and source resistance (rs) were found to have degraded by a factor 2. At 6000C the
ohmic contacts exhibited significant deterioration and the transconductance and source
resistances worsened precipitously. Partially processed ICs, fabricated through ohmic
metal deposition with no interconnect metallization dielectric stack, were investigated in
like fashion. The response of the partially processed ICs was found to be similar to that of
the fully processed ones below 5000C. However, no deterioration of the ohmic contacts
was observed even up to 7000 C and the degradation of the transconductance and series
resistance was found to be substantially more gradual than for the fully processed ICs.
These results are summarized in Figure 1.1.
The conclusion of this study was that for a 3 hour thermal cycle below approximately
530 0C the deterioration in MESFET performance was acceptable for optoelectronic inte-
.1C,
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Figure 1.1: Vitesse HGaAs2 50gmxl.2gm EFET 3 hour thermal cycle response [3]
gration on fully processed ICs.The reduced transconductance was attributed to the
increased source and drain resistances. A model for the increased source resistance was
hypothesized as an interaction of the spacer dielectric with the un-gated portion of the
FET channel.
The results from this investigation were sufficient to demonstrate the feasibility of
optoelectronic integration on Vitesse Semiconductor's HGaAs2 process ICs. The inte-
grated circuit electronics devices could be expected to withstand epitaxial regrowth ther-
mal cycles at 5250C for up to 3 hours duration. In the time since this investigation, this
feasibility has been confirmed experimentally [4]. In addition, the Vitesse HGaAs2 pro-
cess has been superceded by the denser HGaAs3 process, which although similar can not
be assumed to have the same elevated temperature response. Optoelectronic integration by
epitaxial regrowth on fully processed Vitesse integrated circuits continues to be an area of
intense research with several efforts currently underway to improve the integration pro-
cess and to demonstrate applications. To facilitate the continuing growth and interest in
this area, this thesis presents a thorough and detailed investigation into the elevated tem-
perature stability of Vitesse's HGaAs3 process.
1.2 Goals
This thesis will characterize the thermal cycle response of commercially processed VLSI
GaAs ICs over time and temperature ranges that are characteristic of molecular beam epi-
taxy (MBE) and metal organic chemical vapor deposition (MOCVD) epitaxial deposition
processes. A broad set of standard electrical test structures will be measured before and
after elevated temperature thermal cycles to determine their thermal stability. Physical
models will be presented which predict and explain the integrated circuit elevated temper-
ature response. Device models and design rules will be developed to enable the design of
electronic circuitry for optoelectronic systems that will function properly after the optical
device integration process.
Chapter 2 provides a review of the current literature on VLSI GaAs technology,
emphasizing thermal stability issues. Chapter 3 contains descriptions of the electrical test
structures and test methods used to evaluate the Vitesse HGaAs3 process. Chapter 4 pre-
sents and discusses the elevated temperature response of the Vitesse HGaAs3 process.
Descriptions of important continuing work aimed to widen the thermal budget of the Vit-
esse HGaAs3 process is included in the Conclusion. Appendix A summarizes the results
of a parallel study on Motorola Corporations's CS 1 process.
Chapter 2
Refractory Metal VLSI GaAs Technology
2.1 Vitesse Semiconductor HGaAs3 E/D MESFET Process
Reduced power consumption, improved circuit speed, excellent radiation resistance and
increased temperature range of operation are factors which make GaAs integrated circuits
attractive for use in present and future electronic systems [6, 7, 8, 9, 10]. Commercially
available GaAs integrated circuit technology must compete with silicon technology on the
basis of speed, power, integration complexity, reliability and cost. The Vitesse HGaAs3
process has evolved to meet these challenges through the use of refractory metal contacts,
a self aligned gate, and by adopting silicon-like technology solutions over more costly
specialized techniques used by defense oriented GaAs foundries [6, 9].
The Vitesse enhancement and depletion (E/D) process is designed to produce high-
performance, low power dissipation GaAs VLSI digital circuits. These characteristics are
achieved by using self-aligned metal-semiconductor field effect transistors (MESFETs)
and multiple levels of interconnection. Three nonlinear devices are available: enhance-
ment mode MESFETs, depletion mode MESFETs, and Schottky barrier diodes. The tran-
sistors are used both for switching and as active loads. The Schottky barrier diodes are
built from depletion MESFETs and are used primarily for level shifting. The modeling,
simulation, and operation of GaAs MESFETs is covered in Section 3.3.
The process flow outlined here follows that given in the Vitesse Foundry Design
Guide [6, x21]. The Vitesse fabrication sequence consists of thirty-eight (38) major steps
and requires thirteen (13) mask levels. The substrate material used is 4-inch diameter,
undoped, semi-insulating GaAs. The individual steps which comprise the Vitesse HGaAs3
E/D process are summarized in Table 2.1 and are schematically shown through the metal 1
layer in Figure 2.1.
Subsequent to incoming wafer inspection, the wafer is cleaned and capped with a field
oxide. The film is patterned, and silicon ions are implanted to form the transistor channels.
Step Process
1 Field Oxide deposition
2 Mask 1, active area definition
3 Enhancement device implant
4 Mask 2, depletion implant definition
5 Depletion device implant
6 Gate metal deposition
7 Mask 3, gate metal definition
8 LDD implant
9 Spacer oxide deposition
10 Anisotropic spacer etch
11 Source and drain implant
12 Oxide 0 deposition
13 Activation Anneal
14 Mask 4, ohmic contact metallization
15 Ohmic contact sintering
16 Oxide 1 deposition
17 Mask 5, via 1 definition
18 Metal 1 deposition
19 Mask 6, Metal 1 definition
20 Metal 1 etch
21 Repeat 16-20 for metal 2,3,4
22 Passivation Dielectric deposition
23 Mask 13, passivation contact definition
24 Passivation dielectric etch
Table 2.1: Vitesse HGaAs3 Fabrication Sequence
All enhancement mode transistors are implanted with the dose needed to produce the
desired threshold voltage. Depletion mode channels are formed by re-implanting the
enhancement mode active areas thereby increasing the impurity concentration and lower-
ing the threshold voltage. A tungsten nitride refractory metal gate is next deposited over
all of the channels. Tungsten is reactively ion sputtered in a nitrogen ambient, resulting in
WI_xN x where x is approximately 0.1-0.2. The gate metal, after being patterned and aug-
mented with spacer dielectric, serves as a mask to protect the channel region from the
high-dose implant used to create the low resistance source and drain regions. A single
I I
(1) Field Oxide deposition
(300A Si3N4 , 3500A Si0 2)
(2) Active area definition
(6) Gate metal deposition
(3500A WNx)
(7) Gate metal definition
(9) Spacer oxide deposition (SiO2)
(10) Anisotropic spacer etch
(11) Source and drain implant (Si)
(14) Ohmic contact metallization
(700A Ni-Ge, 1000A WNx)
(15) Ohmic contact sintering
(550C, 30 minutes)
(18) Metal 1 deposition
(1500A WNx, 8000A AlCux, 1000A WNx)
(19) Metal 1 interconnect definition
(20) Metal 1 etch
(3) Enhancement device implant (Si)
(4) Depletion implant definition
(5) Depletion device implant (Si)
(8) LDD implant (Si)
(12) Oxide 0 deposition
(375A Si 3N4 , 1600A Si0 2)
(13) Activation Anneal (800C, 1 hour)
XI X f
(16) Oxide 1 Deposition
(3000A SiO 2)
(17) Via 1 definition
Figure 2.1: HGaAs3 Process Flow Schematic
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high-temperature thermal annealing cycle for one hour at 8000 C is used to activate the
implanted ions. Metal films of Ni-Ge are deposited, capped with a tungsten nitride barrier
layer and sintered at 5500 C for approximately 30 minutes to form the ohmic contacts.
The remainder of the process consists of the deposition and patterning of both dielec-
tric and interconnect metallization films. Five levels of interconnection metal are available
in the Vitesse process: gate metal, metal 1, metal 2, metal 3, and metal 4. Of these, gate
metal, metal 1, metal 2, and metal 3 may be used to interconnect devices. Metal 4 is typi-
cally reserved for power and ground busses. The metal 1 through metal 4 interconnect lay-
ers consist of an aluminum based core, AlCux, x = 0.01, sandwiched between tungsten
nitride claddings (same as gate material) deposited by reactive ion sputtering. Nominal
deposition rates and substrate temperatures are approximately 1000A(Angstroms) per
minute at <2000 C for AlCu x and 400A per minute at <1000C for WN x. Silicon dioxide
and silicon nitride dielectric layers are deposited by plasma enhanced chemical deposition
with spin on glass planarization. The nominal deposition rate for SiO 2 is 210A per minute
at a substrate temperature of 3800 C. Tapered vias are used for improved step coverage of
second through fourth level vias. Wafer fabrication is completed by the deposition and
patterning of a protective passivation dielectric, spin on glass. The SOG planarization and
passivation are hot plate cured at 2000 C. Dielectric and metal compositions, nominal
thicknesses, and deposition methods are compiled in Table 2.2.
The Vitesse HGaAs3 E/D MESFET process is representative of an emerging class of
refractory metal self aligned gate (SAG) VLSI GaAs based fabrication lines [6, 8, 9, 10].
The general process flow can be partitioned between device formation and interconnec-
tion. The corresponding metallization systems have a profound influence on device and
circuit performance. The materials structure and electrical behavior of the contact and
interconnect metals will now be reviewed in the general context of VLSI GaAs circuit fab-
rication and in the specific case of the Vitesse HGaAs3 process. A brief overview of the
Motorola CS 1 process is included in Appendix A.
Layer Composition Thickness Deposition Deposition
(Angstroms) Method Time/Temp.
Field oxide Si3N4/SiO 2  200/3500 PECVD 20min/380 0C
Oxide 0 Si3N4/SiO 2  375/1600 PECVD 10min/3800C
Oxide 1 SiO2  3000 PECVD 15min/380 0C
Oxide 2 SiO2  10000 PECVD 50min/380 0C
Oxide 3 SiO2  15000 PECVD 75min/380 0C
Oxide 4 SiO2  15000 PECVD 75min/380 0C
Passivation SOG 10000 SOG <lhour/2000C
Gate Metal WN x  3500 RIS 10min/<100 0C
Ohmic Metal Ni-Ge/WN x  700/1000 RIS 5min/<l00OOC
Metal 1 WNx/AlCux/WN x  1500/8000/1000 RIS 10min/<200 0C
Metal 2 WNx/AlCux/WN x  1000/12500/1000 RIS 15min/<200 0C
Metal 3 WNx/AlCux/WN x  1500/17000/1000 RIS 20min/<200 0C
Metal 4 WNx/AlCu x  1500/17000 RIS 20min/<200 0C
Table 2.2: HGaAs3 Dielectric and Metal Layer Deposition Characteristics
PECVD: Plasma Enhanced Chemical Vapor Deposition
RIS: Reactive Ion Sputtering
SOG: Spin on Glass
2.2 Contact Metallization Systems
2.2.1 Metal / Semiconductor Interface
Theories developed for metal/semiconductor contacts are briefly reviewed in this section.
This development closely follows that of Murakami [11].
When a metal contacts directly to n-type GaAs, the valence and conduction bands of
the semiconductor bend to make the Fermi levels in the metal and semiconductor equal.
The carrier transport mechanisms through this interface are strongly influenced by the
donor concentration in the semiconductor (Nd), the barrier height (Ab) of the junction and
the temperature at the interface (T). Three typical cases are schematically shown in Figure
2.2.1. The barrier energy qlb is the energy difference between the Fermi level in the metal
and the bottom of the conduction band in the semiconductor where q is the electronic
(a) Low Nd (b) Moderate Nd (c) High Nd
:trn
E4-
Ef - -- - +--
v \
Figure 2.2: Metal-Semiconductor Interface Conduction Mechanisms
charge. Figure 2.2.a shows the situation where GaAs is lightly doped (Nd<1017cm-3). In
this case, the depletion width is very wide and the electrons cannot tunnel through the
GaAs interface. The only way the electron can transit between the semiconductor and the
metal is by thermionic emission (TE) over the potential barrier. Figure 2.2.b depicts the
band diagram of metal contacting GaAs doped at an intermediate level of 10171018 cm -3.
For this case the electrons significantly tunnel through the barrier and both the thermionic
and tunneling processes are important. The current flow is dominated by electrons with
sufficient thermal energy to tunnel through the mid-section of the barrier. This process is
called thermionic-field emission (TFE). When the semiconductor is extremely heavily
doped (> high 1018 cm-3), the electrons are able to tunnel at the Fermi level from the metal
into the semiconductor. This process is called field-emission (FE) and is displayed in Fig-
ure 2.2.c.
A useful measure of the relative importance of thermal activation and tunneling in the
barrier transport process is kT/E0 o, where EO is a characteristic energy, k is the Boltzman
constant, and kT is the average thermal energy. This is defined by [12]
BE 4qh (2.1)
00 - 4t m*c-
where h is Planck's constant, m* is the effective mass of the tunneling electron, and £ is
tron
1ý
the dielectric constant of the semiconductor. With increasing doping concentration, the
width of the depletion region, xd, decreases making it easier for the electrons to tunnel
through the barrier. The depletion region width follows a reciprocal square root relation
with doping concentration [13]
xd  d b- V) (2.2)
where V is the forward applied voltage. When E00 is large relative to the thermal energy
kT, the probability of electron transport by tunneling increases. The ratio kT/Eoo is a use-
ful measure of the relative importance of the thermionic process to the tunneling process.
For lightly doped semiconductors, kT/Eoo >> 1 and thermionic emission is the dominant
current flow mechanism. For higher doping, kT/E00 = 1, both thermionic and tunneling
mechanisms are important, and for degenerately doped semiconductors, kT/E00 << 1, the
tunneling mechanism dominates current flow.
The specific contact resistance is given by the reciprocal of the derivative of current
density with respect to voltage.
R (J C-1 (2.3)
c v =0
Current-voltage relations have been developed based on the simple energy band model for
the three cases shown in Figure 2.2 using the WKB approximation [14]. This approxima-
tion provides relatively simple results which are sufficient for estimating the contact resis-
tance.
For the thermionic-emission mechanism, Rc is given by
Rc = Clexp( (2.4)
where C1 = (k/qA)T. For contacts with heavy doping in which the tunneling process is the
dominant current transport mechanism, Rc is given by
q00b)Rwhere C has weak = C2exp.For the (2.5)
where C2 has weak temperature dependence. For the contacts in which thermionic-field -
emission is the dominant transport mechanism, Rc is given by
I coth
where C3 is a function of Ob and T.
In order to illustrate the dependence of Rc on doping level, Nd, and barrier height, ob,
the expected Rc values are plotted in Figure 2.3 as a function of (1/Nd)1/ 2 for low and high
Ob values. In the FE region, ln(Rc) depends linearly on (1/Nd) 1/2 with slope 2 ; EZmb/
hbar. In the TE region, Rc is independent of the doping concentration and is equal to (kT/
qA)exp(Ib/kT). The TFE region bridges the two. For contacts with lower ob, the Rc values
become smaller in the entire Nd range. Excellent agreement of contact resistances pre-
dicted by the above theory and experiments has been observed for contacts to n-type Si
[11].
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Figure 2.3: Theoretical Contact Resistance Dependence on Ndand Ob
The gate and ohmic contacts in the E/D MESFET process are designed to operate with
different current transport mechanisms. The primary function of the gate contact is to
ký
modulate the associated depletion region upon application of an applied voltage (eq. 2.2)
without the flow of appreciable current. This operation is established by a contact that is
dominated by thermionic emission current transport, and can be achieved by a large bar-
rier height and/or small doping concentration. The situation is reversed for the ohmic con-
tact. The primary function of the ohmic contact is to provide electrical access to the
semiconductor with as little resistance as possible. To achieve this behavior, the contact
must have a significant field emission component. Ideally, the barrier height should be
small and the doping concentration large. The actual contact design is complicated by both
materials limitations and MESFET performance considerations. Suitable solutions rele-
vant to the self aligned gate E/D MESFET process are discussed in Sections 2.2.2 and
2.2.3.
2.2.2 Gate Metal
A key component of the GaAs MESFET transistor is the barrier gate electrode. The recti-
fying Schottky junction performs the same function in the MESFET as a p-n junction does
in the conventional JFET. For the fabrication of high reliability devices the gate metalliza-
tion must have several characteristics [15]. The gate metal should exhibit a reasonably
high barrier height and consequently a low leakage current. GaAs possesses a high surface
state density, pinning the Fermi level mid-band, which ensures that most metals will form
rectifying contacts to moderately doped GaAs. In addition, the contact should show good
stability during operation, good resistance to metallurgical reactions, oxidation and corro-
sion, good mechanical adhesion to GaAs, and a low sheet resistivity, especially for sub-
micron dimensions. In general it is not possible to find any one single metallization that
will satisfy all the above criteria and this has led the development of multilayer gate metal-
lization systems [16].
Compatibility with self-aligned gate fabrication places additional constraints on the
gate metallurgy. The self-aligned gate process provides the device uniformity required for
digital VLSI designs [7]. The difficulty arising out of this process is the need to use gate
metallization systems that are stable up to the temperatures needed to anneal the implanted
regions (i.e. 8000C - 9000 C). For this reason, much work on high temperature gate metal-
lizations has been carried out. It should be noted that although subsequent layers, ohmic
metal, dielectric and interconnect metal, have associated deposition and annealing thermal
budgets, the temperatures are considerably lower (i.e. < 6000 C) than the implant activation
temperature and are negligible contributions to the gate thermal budget.
Au has been a historically popular gate metal due to its low sheet resistivity and resis-
tance to oxidation. However, at temperatures as low as 2000 C the interdiffusion of gate Au
and the GaAs channel has been reported [17]. Two mechanisms have been identified to
affect the device properties. Diffusion of Au into the channel compensates the dopant
action of the Si implantation and formation of Au-GaAs intermetallic compounds
advances the effective metal-semiconductor interface into the channel, decreasing the
effective channel thickness. This gate sinking behavior makes Au and many conventional
metal alloys unacceptable for the self aligned processes.
The refractory metals, titanium, tantalum, molybdenum, tungsten and the near noble
metals platinum and palladium are of interest in GaAs metallization systems for their high
temperature stability in comparison with metals such as gold, copper and aluminum. The
thermal stability of these refractory and near-noble metals on GaAs has been reviewed to
identify the effects of annealing time and temperature on the structure of the Schottky con-
tact [18]. Most of these metallization systems exhibit degradation at temperatures below
5000 C. The one clear exception is tungsten.
There is strong evidence that the W/GaAs system is very stable and that tungsten does
not readily interdiffuse with GaAs [18]. Tungsten forms two intermetallic compounds
with arsenic, W2As3 and WAs2, but none with gallium. Among the common refractory
gate metals, tungsten is unique in this respect. Furthermore, thermodynamic data suggests
that the tungsten arsenides are not formed below 1000 0 C. W/GaAs has been proven to be
stable at temperatures as high as 9000 C with conventional annealing and at temperatures
as high as 10000 C with transient optical annealing. A limiting problem at these higher
temperatures is metallization peel-off due to thermal expansion mismatch between the
tungsten and GaAs. A modification of the basic tungsten contact is the alloy Ti-W. This
system is stable up to around 7000 C but annealing above 7500C results in outdiffusion of
gallium and/or arsenic together with indiffusion of titanium.
To overcome the problems associated with peeling, corrosion and interdiffusion,
refractory metal compounds such as WSix, WNx and TiWNx have been employed to
improve the adhesion, reactivity, and thermal stability. Tungsten nitride is the preferred
refractory metal gate metallization do to its excellent thermal stability, high Schottky bar-
rier height, and relatively low film resistivity [19]. In addition, WNx is easily and repro-
ducibly formed by reactive sputtering from a pure W target in N2-Ar atmosphere.
Sputter deposited WNx has an amorphous microstructure [19, 20]. High temperature
annealing causes two distinctive changes. When heated above 6000 C, grains of bcc W and
fcc W2N appear and this crystallization results in a decrease in film resistivity. In addition,
the Schottky barrier height has been found to increase with increasing anneal temperature.
This effect has been attributed separately to the dissociation of the native oxide layer, the
annealing out of sputter induced surface defects, and the diffusion of nitrogen into the
GaAs [19, 20, 21].
WNx gate metallurgy is currently in use at several self-aligned GaAs MESFET fabri-
cation facilities. At least one location is using TiWNx gate metal [9] with reportedly simi-
lar properties [22]. The Vitesse HGaAs3 self-aligned process uses WNx gate metal. The
metal-semiconductor interface has been found to be stable at temperatures above 8000 C,
and no changes in the interface have been observed during normal operation or acceler-
ated life testing [23, 24].
2.2.3 Ohmic Metal
A two fold increase in the integration level of GaAs devices has been achieved every
two years for over 10 years by reducing their dimensions. (Note that this rate is two times
faster than that of Si devices.) The voltage drop across the ohmic contact becomes a larger
fraction of the total voltage drop as device dimensions are scaled down. Unless the contact
resistance (units ohms-cm2 ) is also decreased, device performance will be adversely
affected.
There are three approaches to reduce Rc values: by increasing the doping level (Nd)
and/or reducing the barrier height (Ab). Energy band diagrams of metal/GaAs contacts are
schematically drawn in Figure 2.4. Figure 2.4a shows the band diagram of GaAs doped
with donors at an intermediate level. The metal contacting this GaAs provides a very high
contact resistance and Schottky-like behavior. Figure 2.4b shows the band diagram of
heavily doped GaAs at the metal contact. The thin barrier results in field emission electron
transport and low contact resistance. Figure 2.4c and 2.4d lower the barrier height at the
junction by buffering the metal to GaAs interface with a small band gap region. The
smaller barrier allows significant thermionic emission and low contact resistance.
The Ob and Nd values can be controlled by epitaxial deposition techniques such as
MBE and MOCVD to produce the ohmic contact structures depicted in Figures.4b-d.
Such contacts are called in-situ ohmic contacts and are obtained with no subsequent heat
treatment. However, these epitaxial growth methods have not been readily adaptable to the
manufacturing environment.
Unlike Schottky contacts, conventional (not in-situ) ohmic contacts require alloying or
sintering at the metal-semiconductor interface to sufficiently increase Nd and/or decrease
Ob [11]. The most extensively used technique to fabricate ohmic contacts for GaAs devices
is to deposit metals containing dopants onto the GaAs substrate and then allow the dopants
in the metals to diffuse into the GaAs near-surface region by subsequent annealing at ele-
vated temperatures. The doping level close to the metal/GaAs interface locally increases,
producing a contact similar in structure to Figure 2.4b. An increasingly popular alternative
to this strategy is to deposit metals on the GaAs substrate that upon heating will form a
low energy gap buffer between the metal and semiconductor, resulting in band structure
resembling Figure 2.4c. These techniques are called an alloying technique if the contact
metal melts during the annealing or a sintering technique when the metal reacts with the
GaAs without melting (solid state reaction).
Since significant intermixing between the contact materials and GaAs occurs during
high-temperature annealing, the microstructure of the contact cannot be easily controlled
by adjusting the process parameters and deviates from theoretical design. The doping level
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Figure 2.4: Energy Band Diagrams of Metal / N+-GaAs Contacts
and formation of intermediate phases with low energy gap are very sensitive to dopant
type and concentration in the metals, wafer cleaning method, deposition method, anneal
temperature and time, etc. In addition, these contacts are far from the ideal ohmic contacts
shown in Figure 2.4 because reaction between the contact metal and the GaAs substrate
during the annealing process is extremely complicated. As a practical matter, the band
structure of annealed ohmic contacts is intermediate to the depictions in Figure 2.4. To
achieve acceptable contact resistances, both heavy doping and intermediate compound
formation are generally required [25].
Germanium-based ohmic contacts have been the most extensively used in GaAs
devices. AuGe(GaAs) contacts with eutectic composition (12 wt% Ge) were first used by
Gunn in 1964 in Gunn diodes [26]. These contacts had a rough surface, large vertical dif-
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fusion depth into the GaAs and large lateral surface diffusion of the Au, which limited
their applicability to small scale integration levels. Significant improvement of the binary
AuGe contact was made by adding Ni [27]. AuGeNi(GaAs) contacts exhibit reduced sur-
face roughness and improvements in adhesion, reproducibility and reliability. However,
AuGeNi contacts are thermally unstable at temperatures above 3500 C even though the
contacts are prepared at temperatures higher than 4000 C [28].
The interfacial microstructure of AuGeNi after alloying can be correlated with the
electrical properties of the contact [11]. During contact formation Ga atoms diffuse out
from the substrate to the contact metal forming 3-AuGa and creating Ga vacancies. Simi-
larly, As atoms diffuse to the contact metal forming NiAs (Ge). Low contact resistance has
been observed when the NiAs(Ge) phase covers most of the GaAs interface and the 3-
AuGa grains are away from the interface. The ohmic nature of the NiAs(Ge) to GaAs con-
tact has been attributed separately to n++ Ge doping of the GaAs surface corresponding to
Figure 2.4b and the formation of a thin n+ Ge(As) low barrier layer at the GaAs-NiAs(Ge)
interface corresponding to Figure 2.4c. During subsequent annealing at temperatures
higher than 3500 C, grain growth of the P-AuGa phase occurs at the expense of the NiAs
(Ge) grains. The thermal instability of the AuGeNi ohmic contact is believed to be due to
the shrinking NiAs(Ge) to GaAs interfacial area. Compatibility with back-end VLSI pro-
cessing, which requires thermal stability of about 2 hours at 4000C, demands superior
thermal stability [29].
Non-gold (GaAs)NiGe ohmic contacts have been developed with considerably
improved thermal response[29, 30]. Sintering in the 5000 C - 6000 C range produces inter-
metallic compounds NixGaAs, NiAs(Ge) and NiGe. Ohmic behavior was observed when
the NixGaAs and NiGe compounds coexist and formation of NiAs compounds was
observed to deteriorate the ohmic behavior. Reaction of Ge with NixGaAs is speculated to
result in n++ GaAs(Ge) regrowth at the substrate with band structure similar to Figure
4.5b. This contact metallurgy has demonstrated thermal stability of ten hours at 4000 C and
one hour at 5000 C when capped with a tungsten nitride barrier layer. The barrier layer pre-
vents the out-diffusion of arsenic which is believed to degrade the ohmic interface struc-
ture. The use of barrier layers to improve contact properties will be discussed in section
2.3.2. The contact resistance degradation at higher temperatures or longer times has been
correlated with the growth of the NiAs(Ge) grains.
NiIn is another gold-free contact system that exhibits superior thermal stability [31,
32, 33, 34]. Rapid thermal annealing at 8000C - 9000 C results in ternary InxGal_xAs
phases as well as NiIn and NiAs intermetallic compounds. The InxGal_xAs phases were
observed to form close to the GaAs substrate, by epitaxial growth, but were not found to
be continuous. The indium composition x of the ternary phase was determined to be in the
range 0.2-0.4. These ternary regions have smaller bandgap than the GaAs substrate and
are expected to result in contact band structure similar to Figure 2.4c. This contact metal-
lurgy has demonstrated thermal stability of one hundred hours at 4000C and one hour at
5000 C when capped with a tungsten barrier layer [33]. The increase in contact resistance
for longer times or higher temperatures is believed to be caused by In movement away
from the metal/GaAs interface.
The NiGe and NiIn metallization systems provide thermally stable alternatives to the
conventional AuGeNi low resistance ohmic contact system. Both NiGe and NiIn are cur-
rently being implemented in VLSI self-aligned gate E/D MESFET processes and there
appears to be no significant advantage of one over the other at this time. The Vitesse
HGaAs3 process uses a Ni-Ge metallurgy.
2.3 Interconnect Metallization Systems
2.3.1 Multi-layer Interconnect Metal
The density and functionality of state of the art integrated circuits are limited by the
performance of the interconnections [35]. In addition, interconnect metallization is viewed
as the dominant yield and reliability concern for VLSI and ULSI technology [36-44]. High
density and acceptable reliability necessitate the use of multilayer metallization systems
for integrated circuit interconnections.
The via structure and dielectric planarization are also critical in multi-level intercon-
nection processes. ULSI fabrication with sub-micron metal pitch requires special high
aspect ratio via filling and global dielectric planarization processing [36-44]. Micron pitch
VLSI fabrication can utilize more conventional via filling and planarization because via
aspect ratios are smaller. This is the case for the Vitesse HGaAs3 process which uses
tapered vias and spin on glass planarization.
A generic metallization stack is shown in Figure 2.5, including adhesion, barrier,
shunt, primary conductor and anti-reflection layers. The adhesion layer must bond
strongly with the underlayer (dielectric or metal) and the above metal layer to prevent
peeling. The barrier layers suppress interdiffusion at contact and interlevel vias and elec-
tromigration induced shorts between metallization levels. The shunt layer serves as a
redundant current path to prevent open circuits caused by stress-induced or electromigra-
tion voids in the primary conductor layer. The primary conductor layer provides a high
conductivity medium for low resistance current flow. Finally, the anti-reflection layer
reduces the reflectivity of the surface and helps make subsequent lithography more con-
trollable. In many cases it is possible to achieve the functionality of two or more adjacent
layers using a single metal film. As a practical matter, the barrier layer always provides a
shunt current path and often also serves adhesion and/or anti-reflection purposes. The
materials properties of the conductor layer and barrier layers are considered in sections
2.3.2 and 2.3.3.
2.3.2 Conductor Layers
In principle, high electrical conductivity can be met by four metals: gold, aluminum, silver
and copper [7]. Copper is a rapid dielectric diffuser and exhibits high chemical reactivity.
Silver also tends to be highly reactive and gold has poor adhesion properties. These cir-
cumstances have made aluminum the metal of choice for integrated circuit primary con-
duction layers. However, aluminum based conduction layers are not without problems.
Patterned Al metal films are susceptible to the development of voids and extrusions during
processing, storage and operation. The primary aluminum thin film deterioration mecha-
nisms are electromigration and stress induced voiding.
Electromigration (EM) is the transport of ions in the conductive material as an electric
current passes through the conductor [45]. An electron wind is generated in the opposite
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Figure 2.5: Generic Multilevel Metallization Stack
direction to current flow and is responsible for displacing ions of the conductive material.
This displacement causes accumulation and depletion of interlevel metal, culminating in
interlevel shorts and opens, respectively. In multilevel interconnect systems, all levels of
interconnect are susceptible to EM failures. When the failure occurs on the top intercon-
nect layer, the passivation layer may be fractured by the formation of a hillock. If this hap-
pens, moisture will penetrate and cause further damage (corrosion).
Several parameters affect the EM resistance of aluminum interconnects. The most
important contributor to EM performance is the metal quality itself. Electromigration fail-
ures in polycrystalline Al result in accumulation and depletion of material along the grain
boundaries. Addition of Cu to Al has greatly enhanced the EM performance of Al based
interconnects [46]. Copper segregates at the grain boundaries, slowing the grain boundary
diffusion process and associated electromigration, typically improving reliability by an
order of magnitude. The grain size and texture also has a significant impact on EM reli-
ability. As the grain size increases and exceeds the interconnection width, the microstruc-
ture approaches a bamboo structure. The availability of grain boundary diffusion paths are
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reduced and EM resistance is improved. Also, contamination by residual gases during
sputter deposition should be avoided. Traces of nitrogen incorporation in the metal have
been found to severely degrade EM performance through grain boundary nitride contami-
nation. In summary, the composition and microstructure of the interconnect must be care-
fully controlled to produce an EM resistant metallization.
Unlike electromigration, mechanical stress induced voiding is not associated with cur-
rent flow and occurs only in metal lines encased in dielectric. The coefficient of thermal
expansion for aluminum (23 PPM/IC) is much larger than that of the common dielectrics
SiO 2(0.5 PPM/oC) and Si 3N4 (2.3 PPM/oC) [47]. Cooling after dielectric encapsulation,
typically deposited at 4000 C, results in a substantial decrease in metal volume relative to
its dielectric surroundings. The retained stress provides a strong driving force to form
voids [48]. The time required to form a void will be a function of the driving force and the
mobility. The higher the temperature of the interlevel dielectric deposition, the greater the
driving force for void formation at typically lower operating temperatures.
Although the driving force for stress induced void formation is different from elec-
tromigration, the atomic diffusion process of void formation is the same. Not surprisingly,
alloying with copper, promoting large grain structure and minimizing residual gas incor-
poration improves stress induced void resistance. Also, the void formation driving force
can be minimized by both lowering the dielectric deposition temperature and thickness
[49]. In addition, void formation has been found to dramatically depend on the thermal
excursions of higher level metallization and dielectric depositions [50].
The reliability of interconnects is strongly affected by their thermal history including
the deposition temperature, the passivation temperature and the temperature and cooling
rate of subsequent processes [51]. The thermal history affects the stress, the grain struc-
ture, and the distribution of alloy additions, such as Cu. All of these affect the electromi-
gration and stress-induced void formation reliability. Post pattern annealing should be
controlled to promote the evolution of electromigration resistant bamboo microstructure.
Also, the final passivation cooling rate should be slow enough to allow Cu segregation to
the grain boundaries which will suppress grain boundary diffusion. High temperature (>
4000 C) processes should be avoided [52, 53]. Dielectric films, though very strong under
compression, tend to crack easily under tension. At temperatures sufficiently above the
dielectric deposition temperatures aluminum expansion will crack the dielectric and
extrude into such cracks to relieve the pressure build up. This behavior could result in
interlevel or intralevel shorting. In addition, higher temperature heating and subsequent
extrusion/creep essentially permit a new equilibrium to be attained at higher temperature
and result in higher stresses after cooling to room temperature.
The Vitesse HGaAs3 process uses Al-1%Cu primary conduction layers. Interlevel
dielectric deposition temperatures are fairly high at 3800 C, indicating that the primary
conductor layer alone may have reliability problems. However, a reliability improvement
of up to two orders of magnitude [54] can be realized by cladding the primary conduction
layer with shunt barrier layers. The Vitesse interconnect includes upper and lower WNx
layers to provide a shunt current path in the case of electromigration or stress void forma-
tion in the primary conduction layer. The materials issues of barrier layers are discussed in
Section 2.3.3.
2.3.3 Barrier Layers
The use of multiple metals for integrated circuit fabrication is necessary to obtain desired
contact and interconnect performance, but such an assembly is rarely in thermodynamic
equilibrium [55]. Therefore, atom migration will take place to establish equilibrium. The
driving force for atomic motion is the gradient in chemical potential of the atoms in the
assembly. A gradient in chemical potential can originate from a number of factors includ-
ing a concentration gradient and a negative free energy of reaction.
A barrier for chemical interdiffusion reduces the rate of diffusion by presenting a
region of reduced mobility for atomic migration. Structural defects have a profound effect
on the diffusion rate. Diffusion at free surfaces is fastest, diffusion along grain boundaries
and dislocations is intermediate and diffusion in the interior of crystals (lattice diffusion)
is the slowest process. Each process has a different activation energy resulting in a differ-
ent temperature behavior. In polycrystalline thin films, lattice diffusion is dominant at high
temperatures and grain boundary diffusion is dominant at low temperatures. The cross-
over in dominant mechanism is at about 1/2 to 3/4 of the film melting point. Single crystal
refractory metal (high melting temperature) films would be expected to be excellent diffu-
sion barriers. However, single crystal or epitaxial layers are often impractical in a manu-
facturing environment. The next best choice for a diffusion barrier is a large grained
polycrystalline refractory metal material. In addition, solutes segregated at the grain
boundaries may decrease the diffusivity. It should be noted that diffusion barriers do not
eliminate the driving force for diffusion but merely diminish the mass transport through
present diffusion paths.
The total free energy of a thin film assembly can also be lowered by a chemical reac-
tion resulting in the formation of a new phase. If the total free energy at the metal interface
can be reduced, a spontaneous reaction may occur. Barrier layers can be used to reduce the
total free energy of the system. In general, the barrier does not establish chemical equilib-
rium and interfacial reactions will still occur, but at a reduced rate. This reaction will even-
tually consume the barrier layer, leaving nothing to prevent further reaction. Upon
consumption of the barrier layer, rapid interdiffusion and reaction may cause fast deterio-
ration. This concept of a sacrificial barrier layer can only be applied if atomic diffusion
through the barrier layer is negligible.
Barrier metal layers are useful in integrated circuit fabrication to improve interconnect
reliability and to protect ohmic contact interfaces. In an increasing number of cases, the
interconnect primary conductor must be augmented with barrier layers to provide ade-
quate reliability. For proper functionality, interaction between the barrier and primary con-
ductor metal layers should be minimized. Control of metal interdiffusion is even more
critical at the contact to interconnect metal interface. Section 2.2.3 described the complex-
ity and fragility of the ohmic contact alloying process. The benefit of capping the ohmic
contact to suppress arsenic out diffusion was apparent in improved thermal properties. In
diffusion of atomic species from interconnect metallization layers must be similarly inhib-
ited. In both applications, the barrier to primary conductor interface must withstand ther-
mal activation of diffusion and reaction processes during the heat cycles of subsequently
deposited dielectric layers (typically 2 hours at 4000C).
A large number of materials have been investigated for barrier layers in aluminum
based interconnect metallization [55, 56, 57]. Noble and near noble metals cannot be used
as barrier layers because they react with aluminum at temperatures as low as 2000 C.
Refractory metals exhibit generally less reactivity with aluminum. Tungsten, molybdenum
and tantalum have been found to have low reaction rates with aluminum at temperatures
up to 5000C [56]. However, significant film decomposition still occurs, albeit at a slow
rate, for long thermal cycles. Superior performance to these elemental metals is required
for VLSI barrier applications.
The presence of Cu in Al has been found to retard the reaction rate significantly for Ti
and W barrier films [58]. Cu precipitates on grain boundaries are thought to inhibit the
localized penetration of titanium or tungsten into the aluminum, thus slowing the reaction
kinetics. For thermal cycles at 4000C, the growth rate of intermetallic alloys was sup-
pressed by an order of magnitude by the addition of three (3) atomic percent copper.
Additional improvement in barrier thermal stability can be obtained by the incorpora-
tion of nitrogen during the sputter deposition of the barrier layers [59, 60, 61]. Stoichio-
metric TiN/Al films have demonstrated thermal stability of 5 hours at 5000C [59].
However, 10 minutes at 6000C results in decomposition of the TiN by Al to form AIN and
A13Ti. The incorporation of nitrogen into tungsten barrier films also results in superior
barrier properties [60, 61, 62]. WNx/Al films exhibit improved barrier properties as the
nitrogen composition is increased, and demonstrated thermal stability of 30 minutes at
6000 C when x > 1/3 [60]. Failure of the tungsten nitride barrier is also due to chemical
reaction with aluminum to form intermetallic compounds including A112W. Low N com-
positions are believed to enhance the tungsten barrier by stuffing its grain boundaries with
atomic nitrogen while the crystal structure remains that of pure tungsten. Higher N com-
positions result in formation of tungsten nitrides, including W2N, further improving the
barrier properties.
Research on thermally stable aluminum barriers at temperatures above 6000 C has been
directed at multi-layer barrier structures. Al/Al 3Ti/TiN [59] and Al/All 2W/WN x [63, 64,
65] have shown some success in this temperature range. The improvement in thermal
properties is accomplished by effectively spreading the aluminum to refractory metal
nitride reaction free energy over two interfaces. These structures approach the theoretical
limit of 650 0 C - 7000 C where the AlCux liquefies.
For most integrated circuit applications, TiN and WNx are suitable aluminum alloy
barrier materials. TiN is the preferred film in silicon technology because of its superior
adhesion and electromigration resistant Al interface properties [66, 67]. The Vitesse
HGaAs3 process uses WNx barriers. In this case, acceptable reliability is obtained while
simplifying the process flow by using the same gate and barrier metallization.
Chapter 3
Electrical Test Structures and Testing Methods
3.1 Overview
3.1.1 Test Structures
Structures for this study were taken from a set of test structures that exist on all Vitesse
wafers [6]. Every production wafer fabricated at Vitesse contains a process control moni-
tor (PCM) test bar at each reticle site (typically 44 per wafer). Test data from these stan-
dard electrical test structures must fall within specified limits if the wafer is to be delivered
for functional testing. The test bars used in this study were diced from wafer numbers
1393502 and 139350 provided by Vitesse from their HGaAs3 process. A photograph
showing a section of the HGaAs3 PCM test bar is displayed in Figure 3.1. The regular
array of rectangles in the photograph marks the bond pad sites that are used to probe the
test structures. A complete listing of the device structures on the PCM test bar may be
Figure 3.1: HGaAs3 PCM Test Bar Photograph. Magnification: 100X
found in Appendix B [23, 24].
3.1.2 Electrical Test Equipment
An HP 4145B parameter analyzer provided DC voltage and current supply and measure-
ment capabilities. The parameter analyzer was interfaced to a Wentworth MP 901 vacuum
probe station and to an IBM-compatible personal computer. The probe station vacuum
chuck held the chips being tested while the vacuum probes made contact to the bond pads
of the various test structures. Resistance measurements were taken directly using the
parameter analyzer. For MESFET parameter extraction, the personal computer was con-
nected to the parameter analyzer by HPIB cable and was used to control the supplies and
store the measurements. Raw data recorded in this manner was transferred to MIT Project
Athena Digital DECstation 5000/25 workstations for MATLAB analysis and plotting.
Ring oscillator period measurements were made using a regulated power supply to bias
the voltage rails and a Tektronic 7834 Oscilloscope to monitor the output voltage wave-
form.
3.2 Resistor Structures
3.2.1 Modeling
Integrated circuit resistor structures can be fabricated using metallization films or device
implants. In many instances, resistor structures in integrated circuits are parasitic in
nature, reflecting the finite resistance of device interconnections. Figure 3.2 displays a
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Figure 3.2: Generalized IC Resistor Schematic
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schematic diagram of a generalized integrated circuit resistor that applies to both metalli-
zation and implantation structures. The total resistance of the structure is the sum of the
film or implant resistance and the contact resistances. The resistor contacts to upper level
metals are called vias for metal film resistors and ohmic contacts for implantation resis-
tors. The resistor has length L, width W and thickness T and its contacts have width w.
length d and depth t.
The metal film resistance (Rm) is a function of the metal film layer conductivities ai
and thicknesses Ti,
1 .W
= G = - i L T (3.1)
m i
where the summation is over all metal layers (barrier, primary conductor,...). Similarly, the
implanted semiconductor resistance (Rs) is a function of the implantation dose conductiv-
ity profiles aj(z),
s L
where the summation is over all implantation doses (enhancement, depletion,...). In both
instances, the resistance is proportional to L/W. This constant of proportionality is called
the sheet resistance and has units ohms/square and value determined by the fabrication
process.
Ohmic contact interfaces can be described by the transmission line model (TLM) dis-
played in Figure 3.3. This model assumes that the sheet resistance above the contact is
small compared to the sheet resistance below the contact, a good assumption for ohmic
contacts. The TLM consists of a resistor ladder where re is the interface contact resistance
(ohms cm 2) and rsh is the sheet resistance (ohms/square) of the material under the contact.
The differential voltage and current at any point along the TLM ladder satisfy the relations
dI = WVdx, (3.3)
r
c
dV = -RIdx. (3.4)
w
Solving these equations [7], with the boundary condition 0 < x < d, results in the relation
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Figure 3.3: Transmission Line Model
R = .coth h d-, Lt r
c w t, (3.5)
Where Lt is the transfer length of the ohmic contact. When d >> Lt, this equation simpli-
fies to
R rsC (3.6)
c w
In this case it is convenient to define and practical to measure the contact resistance per
unit width, rc ' = rArC*
Unlike ohmic contacts, interlevel metal vias are not accurately described by the trans-
mission line model because both layers are highly conductive. In addition, the interfacial
contact resistance does not necessarily dominate interlevel metal via resistances as it does
in ohmic contacts. The via contact between interlayer metals will have some interfacial
resistance due to oxidation or residual species on the lower level metal prior to deposition
of the upper level metal. The finite via dimensions also contribute to the via resistance,
effectively forming a very small series resistor between the metal layers. If the via dimen-
sions and metallurgy are known, this contribution can be calculated and the via contact
component can be deduced from measurement of the total via resistance.
3.2.2 Measurement
The PCM test bar contains a large variety of resistance test structures. Large and small
transmission line model structures, shown in Figures 3.4 and 3.5, allow extraction of the
Figure 3.4: Large Transmission Line Model Structure. Magnification: 200X
Figure 3.5: Small Transmission Line Model Structure. Magnification: 200X
source/drain (S/D) implant sheet resistance and the ohmic contact resistance. The large
width (device #25) TLM structure is located in the left half of Figure 3.4 and the small
width (device #26) TLM structure is located in the right half of Figure 3.4. Both TLM
structures consist of two implant resistors of the same contact size and implant width but
differing implant lengths. The total resistance of each resistor is given by
rsh rR = --. L+ 2 (3.7)
w w
Measurement of the resistance (R) for two different length (L) values allows solution for
rsh and rc'. The method used for this extraction is a linear least squares fit to the data.
When graphed on a resistance versus length axis, the y-intercept of the fit gives 2rc'/w and
the slope yields ro/w. See Figure 3.6.
a
E
0%.ocr
Spacing (um)
Figure 3.6: TLM Ohmic Contact Resistance and S/D Implant Sheet Resistance Extraction
The TLM structure resistor measurements include two ohmic contacts and a S/D
implant region. An alternate measurement procedure allows the extraction of the current-
voltage characteristic across a single contact and S/D implant region. For the small TLM,
the measurement technique is displayed schematically in Figure 3.7. A current is passed
through the outer two contacts and the voltage is measured at the center contact. The small
TLM half resistance, r1/ 2 , is defined as the center contact voltage divided by the current.
ri/2 = V / I
IS/D Implant I Ohmic Metal
Figure 3.7: Small TLM Half Resistance Measurement Schematic
Contact strings and snake resistors are used to gauge the sheet and contact resistances
of the metal and implant layers. The PCM test bar includes snake resistors suitable for
measurement of the sheet resistance of all the conducting layers: S/D implant, gate metal,
ohmic metal and metals 1 through 4. A snake resistor is a long length, small width resistor
that is laid out in a coiled fashion to conserve space. When the snake length is sufficiently
large, the contribution of the contact resistances can be neglected. Under these conditions,
the sheet resistance is extracted from the measured snake resistance by multiplying by the
snake width and dividing by the snake length. This is equivalent to dividing by the number
of squares the snake occupies. Figure 3.8 shows a photograph of a 1.2 micron width, 1101
square metal 1 snake resistor (device #42).
The PCM test bar also contains contact strings for all adjacent conducting levels. A
contact string consists of a large number of small, closely spaced interlayer contacts and/
or vias that are connected in series. The resistance per contact or via is extracted from the
measured contact resistance simply by dividing by the number of contacts in the string.
This measurement depends on the contact and/or via sizes and the dimensions of their
interconnections. This resistance per contact does not directly correspond to the contact
resistance because a large component of the measured contact string resistance is associ-
ated with the resistors that connect adjacent contacts. However, when considered together
with the behavior of the sheet resistance of the constituent layers, the resistance per con-
Figure 3.8: Metal 1.2 Micron Width 1101 Square Metal 1 Resistor with Metal 2 Top
Plate. Magnification: 400X
tact can provide a useful measure of the contact resistance. Figure 3.9 displays a photo-
graph of a string of 72 4 micron square metal 3 to metal 4 contacts (device #66).
An important property of metal interconnect is that any two unconnected lines must be
electrically isolated for proper operation. Isolation is accomplished by oxide deposition
after metal patterning. The quality of the isolation between adjacent metal layers is tested
with a higher level metal plate over a lower level metal snake with interlevel oxide
between them. The larger the resistance between the plate and snake, the better is the inter-
level isolation. Figure 3.7 shows a photograph of such a structure between metal 1 and
metal 2 (device #65). The quality of the isolation between parallel lines of the same metal-
lization level is tested with inter-digitated metal fingers with small finger spacing. Again,
the larger the resistance between the inter-digitated fingers, the better the intralevel isola-
tion is. Figure 3.10 shows a photograph of a metal 1 inter-digitated finger structure with
1.2 micron finger width and 1.8 micron finger spacing (device #52).
The technique used to measure these resistance structures depended on the magnitude
of the resistance. The wires and probes in the measurement setup add approximately two
Figure 3.9: Contact String of 72 4 Micron Square Metal 3 to Metal 4 Contacts.
Magnification: 400X
Figure 3.10: Metal 1 1.2 Micron Width, 1.8 Micron Spacing Inter-digitated Fingers.
Magnification 400X
ohms of series access resistance when using a two point probe configuration. The two
point probe configuration uses the same parameter analyzer Source/Monitor Units
(SMUs) for voltage control and current measurement. To accurately measure small resis-
tance values, it was necessary to implement a four point probe method. In this case, the
SMUs controlled the voltage input and measured the current but separately probed voltage
meters (VMs) were used to measure the output voltage, bypassing the access resistance.
However, since the VMs have a one mega-ohm parallel resistance rating, the four point
probe technique was not appropriate for large resistance values. To ensure that the resis-
tance measurements were consistent and meaningful, four point measurements were
implemented for resistances less than 1OM9 and two point measurements were used for
resistances greater than 10ML.
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Figure 3.11: MESFET Schematic
3.3 MESFETs
3.3.1 Modeling
A MEtal Semiconductor Field Effect Transistor (MESFET) is defined by a conducting
channel between ohmic contacts with lateral channel dimension controlled by a gate metal
electrode. A schematic diagram of a MESFET is shown in Figure 3.11. The resistance
between the source and drain terminals is modulated by the depletion thickness t(x) under
the gate. An intuitive model based on this observation will now be described [68].
The gate to channel interface is a simple metal-semiconductor Schottky contact.
Assuming that the implanted channel region is uniformly doped, the depletion region
associated with the gate electrode is
Xd = N ( b- (Vgs-V(x))) (3.8)
where Nd (cm-3) is the channel doping concentration, e is the GaAs dielectric constant, q
is the electric charge, )b is the built in junction potential discussed in section 2.2.2 and
V(x) is the channel potential relative to the source electrode. With no applied gate bias, the
depleted thickness is
to= 0b (3.9)
An enhancement mode (normally off) MESFET results when the channel implant dose
a1
(Nd) is small so that the zero biased depletion thickness (to) is larger than the channel
width (a). Conversely, a depletion mode (normally on) MESFET has implant dose large
enough to satisfy t0o a. The device threshold voltage is defined as the applied gate voltage
necessary to pinch off (t = a) the source end of the channel,
qNda2
VT = b 2e -b Vpo (3.10)
qNda2
Here the pinch off voltage, Vp = 2E , is the total voltage across the junction necessary
to pinch off the channel. When Vgs > VT the device conducts current and is said to be on.
For Vgs < 0 the device does not conduct current and is said to be off.
Application of a voltage between the drain and source terminals will result in current
flow through the conducting channel under the conditions Vgs > VT. Assuming that chan-
nel conduction obeys Ohm's law, the electron drift velocity (vx) is linearly related to the
longitudinal electric field (Ex) by the electron mobility (ge),
vx  ReEx (3.11)
Using the relations
Ex dV(x) , I = -qNdv x A, (3.12)
where A is the transverse channel area, the channel current can be written
Ids = qNdVx Wt(x) = qgeNdW (a- xd(x)) d-V(x) (3.13)
where W is the device width. Applying the gradual channel approximation, equation 3.13
can be integrated over the channel length (L), yielding an expression for the drain to
source current:
W 2( (Vds +b - Vgs) 3 1 2 _ b - Vgs)i (3.14)
Ids = eNda-L Vds 3 V1/ 2  . (3.14)
Under constant Vgs, as Vds is increased the conducting channel narrows at the drain end of
the device. The drain to source voltage that pinches off the drain end of the channel is
called the saturation voltage, Vsat = Vgs -VT. For Vds > Vsat the channel is said to be
pinched off and the drain to source current saturates at
w( 2 (b - Vgs) 3/2
ds,sat = qeNda 3po 3 V1/2 b + V gs (3.15)
po
Unfortunately, this derivation does not take into consideration short channel effects
that have a profound influence on device operation. By far the most severe short channel
effect for GaAs MESFETs is velocity saturation of the drain-source current. When the lon-
gitudinal channel electric field strength is small, Ohm's law (vx = ~LeEx) is satisfied. But
when the field strength becomes very large the electron velocity saturates, vsat = ReEcrit.
The critical electric field (Ecrit) defines a break point in velocity dependence on electric
field.
During MESFET operation, the longitudinal electric field strength is largest at the
drain end of the channel. When the device length is sufficiently small, increasing Vds may
result in electron velocity saturation at the drain end of the channel before the drain end of
the channel is pinched off. Further increase of Vds will result in no additional channel cur-
rent, causing the drain to source current to prematurely saturate. In fact, because the GaAs
electron mobility is quite large and minimum device dimensions have reached the micron
scale, velocity saturation dominates the I-V characteristics of typically sized VLSI GaAs
MESFETs.
The electron velocity saturated saturation current can be approximated under the
assumption that only very small Vds is necessary to cause velocity saturation. In this case,
the channel is not pinched significantly at its drain end and the saturation current can be
estimated as [69]
Isat = qNdvsat -W (a-xd) = Ivs ( Vgs) (3.16)
Vpo
where Ivs = qNdvsatWa is defined as the velocity saturation current when the channel is
completely undepleted (Vgs >= VT + Vpo). Curtice [70] has shown that the this saturation
current dependence is similar to the familiar MOSFET saturation current equation and that
the standard form
I
Isat = P(Vgs - VT) 2  Vs (3.17)
po
is an equally valid expression for MESFET saturation.
A complete model the of the drain to source current must describe the behavior at volt-
age levels below velocity saturation and include the weak dependence of the saturation
current on the drain to source voltage. The hyperbolic tangent function has been found to
provide a good analytical expression for current saturation in GaAs and to greatly improve
the usefulness of equation 3.17 below saturation [71]. In addition, the channel length mod-
ulation and other effects of Vds on saturation operation can be linearized in a manner sim-
ilar to that done for MOSFETs [72]. The analytic function proposed for description of the
drain to source current in GaAs MESFETs is [70]
Ids(Vgs, Vds) = 0 (Vgs- VT) 2 (1 + XVds) tanh(aVds) (3.18)
where a and X are constants. Equation 3.18 has shown excellent agreement with experi-
ment and is used in HSPICE and other circuit simulation programs to model GaAs MES-
FET drain-source current [73].
The above description captures the fundamental principles behind MESFET device
operation, but is still a considerable simplification of the complex internal device behav-
ior. For accurate circuit simulation, and circuit design, accurate modeling of MESFET par-
asitic elements is required. Figure 3.12 is a simplified large signal model for the MESFET
suitable for circuit simulation purposes [74]. The characteristics of the Ids current source
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Figure 3.12: MESFET Circuit Model
co
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in Figure 3.12 have been discussed in detail, culminating in equation 3.18. The parasitic
diodes and resistances will now be considered. The parasitic capacitances will be dis-
cussed in section 3.1.3.
The source and drain parasitic resistances, rs and rd in Figure 3.12, model the finite
resistance path from the source and drain terminals to the MESFET channel. The contribu-
tions to the source resistance are schematically shown in Figure 3.13. R1 is the ohmic con-
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Figure 3.13: Source Resistance Schematic
tact resistance, R2 is the resistance through the n+ source implant and R3 is the resistance
through the LDD (lightly doped drain) implant. The ohmic contact metallurgy and sinter-
ing, described in section 2.2.3, typically result in low resistance R1 compared to R2+R3.
The source implant dose is selected to minimize R2 by heavily doping the region. There is
a practical limit to the doping concentration that can be implanted and activated [7], but
typically R2 can be made small compared to R3 . The width and dose of the LDD implant
is dictated by the acceptable reverse bias drain to gate leakage current. The maximum
allowable leakage current sets constraints on the LDD implant dimensions and dose, limit-
tal
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ing the minimum achievable R3. Since the drain and source are symmetric in the self-
aligned process, the drain resistance components and values are similar to those of the
source.
The source and drain parasitic resistances can significantly degrade MESFET perfor-
mance. The effective gate to source voltage is reduced as a consequence of current flow
through the source resistance. Also, the effective drain to source voltage is reduced due to
current flow through both the source and drain resistors. MESFET transconductance
gmd (3.19)
gs
is a common measure of device performance. If the intrinsic transconductance (gmo) is
defined as the device transconductance in the case of no source resistance, then it can be
shown that [75]
gm = gmo l+gmors (3.20)
Not only will the available transconductance be reduced by the presence of the source
resistance, but the better the intrinsic device (the higher the gmo), the more sensitive gm is
to rs.
The parasitic diodes dgs and dgd in Figure 3.12 model the Schottky diode behavior of
the gate metal to channel interface. The gate to source (and drain) current (Id) is due to
thermionic emission over the Schottky barrier [76]
I = A AT 2(exp(q(Vd-b) - 1 (3.21)d nkT
where A is the junction area, A* is Richardson's constant, V is the forward applied volt-
age, )b is the junction barrier height and n is the diode ideality factor. As discussed in sec-
tion 2.2, to avoid field emission operation the channel should not be heavily doped. For the
same reason, care must be taken in selecting the LDD implant dose which extends to the
gate interface. The reverse biased drain to gate leakage current is not modeled by 3.19, but
a moderately doped barrier is susceptible to field emission (FE) breakdown for large
reverse bias. Forward and reverse gate leakage current can effectively be reduced by
reducing the channel and LDD implant doses. However, lowering the channel and LDD
doping also degrades device current and transconductance. In practice, a compromise is
reached between device performance and gate leakage current.
Applying the models described in this section, the direct current (DC) characteristics
of fabricated devices can be accurately simulated. Figure 3.14 displays the measured
(solid line) and HSPICE simulated (dashed line) Ids versus Vds curves for several Vgs val-
ues. The measured device is a ten micron width, one micron length enhancement mode
MESFET from a Vitesse HGaAs3 standard electrical test bar (device #03). The simulated
characteristic was fitted to the measured values using the optimize command in HSPICE
and allowing the device parameters (VT, 03, etc.) to vary within the one sigma interval
specified by Vitesse Semiconductor for their HGaAs3 process [77].
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Figure 3.14: Measured and Simulated MESFET I-V Characteristics
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Figure 3.15: 10x1 micron EFETs. Magnification: 400X
3.3.2 Measurement
There is a wide selection of individual MESFETs on the PCM test bar of varying width,
length and channel implant type (enhancement or depletion). A photograph of two ten
micron width, one micron length EFETs (device numbers 3 and 4) including probe pad
connections to the gate, source and drain terminals is shown in Figure 3.15. The measure-
ments performed were selected to extract the saturation current (Isat), threshold voltage
(VT), transconductance (gm), source resistance (rs), drain resistance (rd), barrier height
( b), barrier ideality (n) and drain to gate leakage current (Idg). In addition, Ids-Vds(Vgs)
characteristics as in Figure 3.14 were recorded for comparison and simulation purposes.
The measurement techniques are based on those described by Mikkelson and Johnson [23,
24].
Saturation current was measured by setting Vds = 0.5V, Vgs = 0.6V and recording Ids-
Alternatively, the value could be directly read off of the device Ids-Vds (Vgs = 0.6V) curve.
See Figure 3.16.
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Figure 3.16: Saturation Current (Isat) Extraction
To measure the threshold voltage and transconductance, Ids was plotted as a function
of Vgs with Vds = 0.15V. The maximum slope of this curve, (dId/dVgs)max, was recorded
as the device transconductance (gm). The linear region of the curve at the maximum slope
was extrapolated and its intersection with the Vgs axis, Vgs, intercept, was found. The
threshold voltage was defined as VT = Vgs, intercept - Vds/2. See Figure 3.17.
The drain current (Id = Ids - Igd) behavior in Figure 3.17 is dominated by drain to source
channel conduction (Ids) for low Vgs and by gate-to-drain forward biased Schottky con-
duction (Igd) for higher Vgs. When Vgs < Qb (b - 0.6V-0.8V), thermionic gate-to-drain
emission (Igd) is small compared to the drain to source channel current (Ids). Increasing
Vgs beyond VT widens the conducting channel thickness and results in increasing Ids and
Id as displayed in Figure 3.17. However, as the gate-to-drain voltage approaches and
exceeds the Schottky barrier height (Ab), the forward biased junction current (Igd) expo-
nentially increases. This causes the drain current to rapidly decrease above 0.75V-0.95V
as depicted in Figure 3.17.
Vgs (V)
Figure 3.17: Threshold Voltage (VT) and Transconductance (gm) Extraction
The source and drain resistances were extracted using an end resistance measurement
technique [78]. The gate to source diode was forward biased, forcing a thermionic current
Igs through the channel and source resistor. A small drain current (Ids = 1ijA) was applied
to stabilize the measurement of Vds. The source resistance was identified as the inverse
slope of the Igs-Vds plot at its maximum slope (minimum resistance). The drain resistance
was extracted in the analogous manner. See Figure 3.18.
The resistance (inverse slope) in Figure 3.18 is larger for small currents because the
gate to source current flows partly down and across the channel. However, as the current is
increased, the exponential current dependence on the gate to channel voltage drop strongly
favors the additional current flow through the source end of the junction and the measured
Vds/Igs approaches the source resistance value as the current level rises. Eventually, the
current will velocity saturate at the source end of the channel, causing further increase in
Igs to result in increased rs = dVds/dIgs.
The gate barrier height and ideality are measures of the gate metallization to GaAs
interface quality. Forward biased Schottky diode measurements were taken by tying the
source and drain terminals to ground and recording the gate current (Ig) as a function of
gate voltage (Vg). Figure 3.19 shows the typical measurements plotted in semilog fashion.
Vds (V)
Figure 3.18: Source Resistance (rs) Extraction
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Figure 3.19: Barrier Height (0b) and Ideality
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The large linear portion of the curve in Figure 3.19 is a result of the exponential depen-
dence of the thermionic junction current on the applied junction voltage. At very small
current levels (Igs < InA) measurement noise causes deviation from the extrapolated lin-
r * -
ear region. At larger currents (Igs > 10 gA) less thermionic current flows than would be
expected because a significant portion of the applied voltage is dropped across the source
and drain resistors (rs and rd)-
The barrier height and ideality can be extracted using the plot in Figure 3.19. Taking
the logarithm of equation 3.23,
log (Id) = log( AAT2) + log(e)( qnb + log(e) (qVd (3.22)
The ideality is inversely related to the Figure 3.19 slope = d(log(Id))/d(Vd),
kT 1
n = log(e) - (3.23)
q slope
The barrier height is proportional to the log(Id) axis intercept (Vd = 0) in Figure 3.19,
Ob = ql gg(e) intercept + log(A AT2)) . (3.24)
The constant A*AT2 is a materials and geometry dependent factor which was not known.
However, the difference in barrier height (4 b1 - 4 b2) between devices of the same geome-
try or a single device at two times in its history can be determined using equation 3.24.
The reverse biased drain to gate breakdown voltage was defined as the smallest Vdg
that resulted in 1gA of drain to gate current. This was measured by increasing the drain to
gate voltage until the Idg current condition was exceeded.
3.4 Ring Oscillators
3.4.1 Modeling
A ring oscillator is constructed by connecting an odd number of inverters in a ring, shown
schematically in Figure 3.20. When the inverter string is powered up, random noise will
initiate the oscillator. Because the inverters have large (inverted) voltage gain, a small
noise pick up will quickly be amplified to the full logic swing voltage levels. When there
are an odd number of inverters in the ring, no stable equilibrium exists and the voltage
level at each inverter output will oscillate in time. If the average propagation delay
through a single inverter is tpd,inv, then a ring of (2n+1) inverters will oscillate with period
2(2n+l)tpd,inv.
Figure 3.20: Ring Oscillator Schematic
The oscillation period of the ring oscillator is primarily determined by the inverter
characteristics. The most popular logic family used in the E/D MESFET process is Direct
Coupled Feet Logic (DCFL). A circuit schematic of a two inverter slice from a DCFL
implemented ring oscillator is shown in Figure 3.21 where VDD and VSS are the high and
VDD VDD
VSS VSS
Figure 3.21: Schematic Two Inverter Slice from a DCFL Ring Oscillator
low power supply voltages. The DCFL inverter consists of an enhancement MESFET
(EFET) switching element connected in series with a depletion MESFET (DFET) load.
The operation of the DCFL inverter can be understood by analyzing the I-V character-
istics of the pull up and pull down devices [79]. Typical device characteristics are hand
drawn in Figure 3.22. Iel in Figure 3.22a is the drain to source current through the inverter
1 EFET at several Vgsl voltage levels. Idl in Figure 3.22b is the drain to source current
through the inverter 1 DFET load, which has its gate tied to its source. In Figure 3.22c, Ig2
is the gate current of the inverter 2 EFET with approximate turn on voltage Ob. Figure
DFET EFET
drain drain
gate
source source
i
Vinl = VSS+O b
idl
Increasing
Vinl > VSS+VT
Vinl < VSS+V T
Vgs,dl = 0
VSS VDD Vouti VSS VDD Vout1
(a) Iel vs Vouti (b) Idl V outl
Vinl = VSS+Ob
VSS VSS+Ob VDD Vout 1
(c) Ig2 VS Voutl (d) Iel +Ig2 vs Voutl
Figure 3.22: Inverter Pull Up and Pull Down I-V Characteristics
3.22d shows the total pull down characteristics at Vout1 due to the parallel combination of
Figures 3.22a and 3.22c.
The Vinl-Vout 1 voltage transfer characteristic (VTC) can be found graphically by
applying Kirchoff's Current Law (KCL) at node Voutl, Idl = Iel + Ig2. Figure 3.23a. dis-
plays the inverter 1 DFET load line (Figure 3.22b) superimposed on the total pull down
characteristics (Figure 3.22d). The intersection of each Vin1 pull down curve with the load
line defines a point on the Voutl-Vin transfer characteristic in Figure 3.23b. When a quan-
titative analysis is required, the DC inverter behavior can be accurately modeled using
HSPICE. Figure 3.24 shows the loaded inverter voltage transfer curve using VDD = 2V,
VSS = OV and the nominal HGaAs3 device parameters. The inverter DFET dimensions
are: width = 2.8 microns, length = 3.6 microns and EFET dimensions are: width = 10
microns, length = 1 micron.
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Figure 3.23: Load Line Construction of the DCFL Loaded Inverter VTC
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Figure 3.24: HSPICE Simulated DCFL Loaded Inverter VTC
Several distinctive features common to the DCFL logic family are demonstrated in the
DCFL inverter load line construction and VTC in Figure 3.23. The VTC in Figure 3.23b
shows the logical low output is VOL = VSS and the logical high output is VOH = VSS+ b.
The high logic level is pinned at VSS+4b by the Schottky gate of the next stage EFET.
This effect results in DCFL voltage swing VOH - VOL b which is substantially less than
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the full scale voltage difference VDD-VSS. Also, the load line construction in Figure
3.23a shows that the current draw of the inverter stage is approximately constant, indepen-
dent of input value. This behavior causes in substantial static power dissipation, Istat-
ic(VDD-VSS), for each DCFL inverter.
The inverter high to low propagation delay time (tpd, hl) is defined as the time it takes
for the output to drop from VOH to (VOL+VOH)/ 2 when the input is raised from low to
high. Similarly, the inverter low to high propagation delay time (tpd,lh) is defined as the
time it takes for the output to rise from VOL to (VOL+VOH)/ 2 when the input is lowered
from high to low. The average inverter propagation delay is the mean of the high to low
and low to high propagation delays, tpd,inv = (tpd, hl+tpd, lh)/2. The propagation delay times
can be approximated by [80]
AVC
td (3.25)pd I
ave
where AV = (VOH-VOL)/ 2 , CL is the average loading capacitance and lave is the average
load capacitor current during the delay.
The load capacitance of each inverter in the ring oscillator string includes the drain to
gate capacitances of the inverter EFET and DFET, the gate capacitance of the next stage
inverter EFET and parasitic interconnect capacitances. The gate to source and gate-to-
drain capacitances model the voltage dependent charge storage in the gate depletion
region and can be approximated by [81]
Cgso EWLC = Cgso C = -y (3.26)gs gso to
1 Vgs
Fb
Cgdo .WLCg d  Cgdo = (1 - ) (3.27)
gd Vgd gdo to
1- gd
F b
where to is the zero biased depletion width defined in equation 2.9 and y depends on the
operation of the transistor. For drain voltages much less than that required for saturation,
the depletion is uniform across the channel and y- 0.5. When the drain end of the channel
is pinched off or velocity saturated, the terminal drain becomes isolated from the channel
and y approaches 1.
Considerably more accurate modeling of the gate capacitance based on charge control
has been proposed [82], but the complexity of the analysis results in equations that are
cumbersome for hand calculation purposes. However, this model has been incorporated
into HSPICE to provide accurate simulation of transient and small signal behavior.
3.4.2 Measurement
There is a single 23 stage ring oscillator on each PCM test bar. The transistor sizing for the
ring inverters are 10 micron width by 1 micron length for the EFET and 2.8 micron width
by 3.6 micron length for the DFET. A photograph of the ring oscillator is shown in Figure
3.25. The upper right and lower right probe pads in Figure 3.25 connect to the VSS and
VDD supply rails. The upper left probe pad connects to the buffered output from one of
the ring inverters.
Figure 3.25: 23 Stage Ring Oscillator Photograph. Magnification: 400X
The oscillator was powered by applying VDD=2V and VSS=OV and the oscillation
period was measured from the time waveform of the buffered inverter output. The average
inverter propagation delay time (tpd, inv) was found by dividing the oscillator period by the
number of transitions per cycle, 46 for a 23 stage ring oscillator.
Figure 3.26 displays simulated HSPICE propagation delays in a long string of invert-
ers with EFETs and DFETs sized identical to those on the test structure. The voltage level
of the first inverter in the string was pulsed from high to low and a transient analysis was
performed. The simulated average inverter propagation delay time of 75ps closely models
the average measured over the wafer, 90ps.
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Figure 3.26: HSPICE Inverter String Transient Analysis
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Chapter 4
Thermal Cycle Results
4.1 Experimental Procedure
Vitesse wafer numbers 1393502 and 139350L were sawed into die, each containing
exactly one process control monitor test bar. Electrical measurements were performed on
various PCM test structures using the methods described in Chapter 3. The chip was then
placed in a furnace and subjected to an elevated temperature thermal cycle. After cooling,
electrical measurements were recorded under identical conditions to those used before the
thermal cycle. Following these procedures, each chip in this study is associated with a set
of electrical measurements before and after a thermal cycle.
Elevated temperature thermal cycles were performed using a liquid phase epitaxy
(LPE) system in a minimal configuration. The LPE furnace provided temperature and
ambient control during the thermal cycle. After loading the die to be thermally stressed,
the sample chamber was evacuated with a mechanical pump and purged with nitrogen.
Upon reaching atmospheric pressure, the nitrogen flow through the sample chamber was
set and held at approximately 0.1 standard cubic centimeter per minute (sccm) for the
duration of the cycle. The furnace temperature was controlled using a Eurotherm tempera-
ture controller interfaced with an Omega thermocouple.
Different procedures were used for short and long thermal cycles. For cycle duration
greater than an hour, the furnace was linearly ramped from room temperature to the cycle
temperature in a half hour, the temperature was held at the cycle temperature for the cycle
duration and upon completion of the cycle the furnace was gradually separated from the
sample over a half hour. The resulting temperature profile in time is shown in Figure 4.la
and will be referred to as a type A thermal cycle profile. For cycle duration less than an
hour, the sample was heated to the cycle temperature in about 15 minutes, was held at the
cycle temperature for the cycle duration and upon completion of the cycle the furnace was
immediately separated from the furnace to air cool. This procedure results in the tempera-
ture profile in time shown in Figure 4. lb and will be referred to a type B profile.
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Figure 4.1: Thermal Cycle Type A and B Time - Temperature Profiles
A primary set of eleven thermal cycles was performed at temperatures between 400'C
and 6000 C for a five hour duration with Type A thermal cycle profile. This cycle time was
selected because it corresponds to typical MBE growth times used to deposit epitaxial lay-
ers for optical devices. An extensive set of electrical tests were performed for these five
hour cycles including resistance measurement of 14 snakes, 6 contact strings and both
TLM structures, complete parameter extraction from 9 MESFETs and the ring oscillator
period measurement. The monitored PCM test bar device numbers can be found in Appen-
dix C which contains a blank set of thermal cycle data sheets used to record measurements
before and after each thermal cycle. A second set of ten thermal cycles were performed at
temperatures between 450'C and 6500 C for a 45 minute duration using a Type B profile.
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This cycle duration is typical of that required for optical device epitaxial layers deposited
by MOCVD. For this case a smaller subset of resistors and MESFETs were monitored.
Finally, three short cycles (5, 10 and 20 minutes) were performed at 6000 C and three long
cycles (1,000, 2,000 and 10,000 minutes) were performed at 4750C to validate predica-
tions derived from the 5 hour and 45 minute cycles. For these six cycles, only two MES-
FETs and a handful of resistor structures were tracked. Figure 4.2 summarizes the time-
temperature space that was explored in this study.
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Figure 4.2: Thermal Cycle Locations in Time-Temperature Space
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4.2 Interconnect Metal Thermal Response
4.2.1 Experimental Observations
PCM test bar ohmic metal (PCM device #33, 34), gate metal (PCM device #56, 57),
metal 1 (PCM device #42, 45), metal 2 (PCM device #41, 44) and metal 3 (PCM device
#58, 59) snake resistors were measured before and after thermal cycles. For each metalli-
zation type, the sheet resistance was extracted from the measurements by dividing by the
snake length and multiplying by the snake width. Figure 4.3 displays the metal sheet resis-
tances as a function of 5 hour thermal cycle temperature. Figure 4.4 displays the metal
sheet resistances as a function of 45 minute thermal cycle temperature. Figure 4.5 shows
the metal sheet resistance as a function of 600 0 C thermal cycle duration and Figure 4.6
shows the metal sheet resistance as a function of 475°C thermal cycle duration.
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Figure 4.3: Vitesse HGaAs3 Metal Sheet Resistance as a Function of 5 Hour Thermal
Cycle Temperature
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Figure 4.5: Vitesse HGaAs3 Metal Sheet Resistance as a Function of 6000 C Thermal
Cycle Duration
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Figure 4.6: Vitesse HGaAs3 Metal Sheet Resistance as a Function of 475°C Thermal
Cycle Duration
PCM test bar inter-metal contact strings between adjacent metal layers were measured
before and after thermal cycles (PCM device #46-49). For each contact string, the resis-
tance per contact was extracted from the measured contact string resistance by dividing by
the number of contacts in the string. Figure 4.7 displays the resistance per contact as a
function of 5 hour thermal cycle temperature for measured contact strings.
The morphology of the metal 4 layer was investigated by optical microscopy before
and after thermal cycles. After wafer dicing, there were several pieces originating near the
edge of the wafer that contained a large area sheet of metal 4 protected by passivation.
Optical micrographs of the metal 4 surface (under passivation) are shown in Figure 4.8a-d
before thermal cycling and after 5 hour thermal cycles at 5000 C, 5250 C and 550 0C
As the thermal cycle temperature and duration increased, dielectric cracking was
increasingly observed. Figure 4.9 shows optical micrographs of the PCM test bar and sur-
rounding area before and after several 5 hour thermal cycles.
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Figure 4.7: Vitesse HGaAs3 Inter-metal Resistance per Contact as a Function of 5 Hour
Thermal Cycle Temperature
The interlevel plate over resistor structures and intralevel inter-digitated finger struc-
tures showed no change in resistance for all cycles.
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Figure 4.10: Schematic Cross Sections of the Gate Metal, Ohmic Metal and Metal 1
Snake Resistors
4.2.2 Discussion
The gate and ohmic metal sheet resistances are thermally stable up to 5 hours at 6000 C
and 45 minutes at 650 0 C. Schematic cross sections of the gate and ohmic metal snake
resistors are shown in Figures 4.10a and 4.10b. The stable gate metal thermal cycle
response indicates that dielectric encapsulated WNx is a thermally stable system within
the time and temperature ranges investigated. This conclusion is not surprising given that
the gate metal withstands the self aligned gate 1 hour, 8000 C Si implant anneal step
described in Section 2.1. More interesting is the stable response of the ohmic metal resis-
tance up to 5 hours at 6000 C and 45 minutes at 6500 C. Because any large scale metallurgi-
cal reaction would be expected to be accompanied by a substantial change in resistance,
these observations suggest that the WN x to NiGe and NiGe to S/D implanted GaAs inter-
faces were stable.
In contrast to the thermal stability of the gate and ohmic metal sheet resistances, the
aluminum containing metal 1 through metal 3 sheet resistances increased by up to a factor
15 in magnitude, depending on the thermal cycle duration and temperature. The metal 1-3
sheet 5 hour thermal cycle resistance change is small at cycle temperatures below 500'C,
increases by over an order of magnitude in the transition region of 5000C-5500 C and satu-
rates at approximately 15 times the before cycle sheet resistance at temperatures above
5500 C. The metal 1-3 sheet resistance behavior for 45 minute thermal cycles is similar
except that the low to high sheet resistance transition region occurs at between 5250 C and
575°C. The behavior as a function of 600'C thermal cycle duration and as a function of
4750 C thermal cycle duration indicates that the resistance increase time dependence is
roughly linear until the onset of saturation.
The strong temperature dependence and roughly linear time dependence of the metal 1
through metal 3 sheet resistances suggest that the physical process responsible for the
resistance increase is thermally activated. The mean time required (t) for the sheet resis-
tance to reach a specified level (R) can be described by the Arrhenius relation [23]
t = Ce (kT (4.1)
where Ea is the thermal activation energy and C is the thermal activation constant.
Consider the metal 1 sheet resistance behavior in Figures 4.3 through 4.6. Before ther-
mal cycle, the metal 1 sheet resistance is approximately 60 milli ohms (m~Q). Regardless
of temperature, given sufficiently long thermal cycle time, the metal 1 sheet resistance sat-
urates at 900 mQ. The thermal cycle temperature required to reach an intermediate metal 1
sheet resistance depends on the thermal cycle duration. Selecting a particular intermediate
sheet resistance, the data in Figures 4.3 and 4.4 can be interpolated to determine the
expected thermal cycle temperature required for thermal cycle durations of 5 hours and 45
minutes. This pair of thermal cycle durations and temperatures allows the solution of
Equation 4.1 for Ea and C of each intermediate sheet resistance value. Table 4.1 shows the
results for number of such calculations. Data interpolation in Figures 4.3 and 4.4 results in
activation energy uncertainty of approximately 0.1 eV.
Metal 1 Rsh (mK2) 45 min. T (oC) 5 hour T (oC) Ea (eV) C (minutes)
60 0 0 0 0
90 525 495 3.34 5.2 .10-23
120 533 503 3.41 9.3. 10-23
240 543 514 3.62 1.8. 10-22
480 562 525 2.94 1.3. 10-19
720 604 554 2.37 3.3 .10 -15
900 661 610 2.50 2.7 - 10-14
Table 4.1: Metal 1 Sheet Resistance Thermal Activation Energies and Constants
For sheet resistances less than and equal to 240m", the activation energy is approxi-
mately 3.5 eV. The lower activation energies calculated for larger sheet resistances result
from the completion of the thermal process accompanied by saturation of the sheet resis-
tance at 900 mi. From the calculated activation energies and constants satisfying Equa-
tion 4.1, the entire time-temperature space thermal cycle behavior of the metal 1 sheet
resistance can be predicted. Figure 4.11 displays this Arrhenius-based set of curve fits gen-
erated using Equation 4.1 and the data in Table 4.1. Measured thermally cycled metal 1
sheet resistance values, including short duration 6000 C and long duration 4000 C thermal
cycle results, are plotted on the same graph and show excellent agreement with the pre-
dicted response.
The metal 1 through metal 3 resistor snakes consist of a thick layer of AlCux sand-
wiched between thin layers of WNx. A schematic of the metal 1 snake resistor cross sec-
tion is shown in Figure 4.10c. The metal 4 layer is the same as the metal 3 layer except
that the top WNx is not included (see Table 2.2). The physical mechanism responsible for
the increased metal 1 through metal 3 sheet resistance is believed to be a solid state reac-
tion between the AlCux and WNx metallization layers. Other possible degradation mecha-
nisms include AlCux voiding and reaction of the metal 1 metallization layer(s) with the
oxide or ambient.
A1Cu x voiding, discussed in Section 2.3.2, can result upon cooling because of the large
thermal expansion coefficient (TEC) of aluminum compared to its SiO 2 encapsulant. The
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Figure 4.11: Vitesse HGaAs3 Metal 1 Sheet Resistance Thermal Cycle Response
Arrhenius-Based Curve Set
TEC of aluminum is approximately 20 parts per million (PPM) greater than the passiva-
tion. Cooling from 6000 C to room temperature will result in a total potential void volume
of about one percent of the original A1Cux volume. In the worst case that void nucleation
and growth occurs to the complete one volume percent possible, open cavities in the
AlCu x of up to 1 percent of the total length are possible. However, electrically open cir-
cuits are prevented by the WN x barrier layers. For the metal 1 layer, the sheet resistance of
the shunt WN x claddings has been determined, based on their thickness in comparison to
the gate metal thickness, to be approximately 1.7 ohms/square. With this shunt current
path providing conduction over the potentially voided areas, the increase in sheet resis-
o
tance after one percent volume voiding is predicted to be less than a factor 1.02. This
increase is far too small to account for the observed metal 1 through metal 3 sheet resis-
tance increase of up to a factor of 15.
A1Cu x reaction with the passivation or the ambient is possible at elevated tempera-
tures. The reaction of aluminum with SiO2 has been characterized by R. Silverman [83]
and a strong dependence on the H20 content of the silicon dioxide was observed. For
small water content, typical in the PECVD systems used in commercial processes, no sig-
nificant reaction occurred below 6000 C. In samples with > 10 PPM H20, the aluminum
was found to react with the SiO2 below 600'C, forming an aluminum oxide and resulting
in a resistance increase factor of approximately 25,000. Under these conditions, the metal
1 conduction would be primarily through the shunt WNx layers, resulting in an after cycle
sheet resistance of 1.7 ohms/square. The experimentally measured metal 1 saturation sheet
resistance was found to be 0.9 ohms/square, in disagreement with this Al-SiO 2 reaction
hypothesis. Reaction with ambient 02 would result in similar reaction products and con-
clusions.
Referring to Section 2.3.3, the reaction between aluminum and tungsten nitride has
been reported at temperatures as low as 500'C and results in the formation of intermetallic
compounds including A112W. The properties of the A112W intermetallic compound have
been studied by Sasaki and Takeyame [63-65]. The resistivity of sputtered A112W films
was reported to be 45 gQcm [63]. In comparison, the metal 1 AlCux resistivity is calcu-
lated to be approximately 5 gCKcm and the metal 1 WNx resistivity is calculated to be 41
g2cm. A complete reaction of the metal 1 Al with metal 1 W forming A112W would result
in approximately 9 fold increase in sheet resistance. The experimentally measured metal 1
sheet resistance increase was a factor 15. This discrepancy is believed to be the result of
the formation other Al-W compounds, including A15W [59], and Al-W-N compounds,
including AIN [84], in addition to A11 2W.
The metal contact string resistance per contact closely follows the average sheet resis-
tance of the constituent metal layers. Based on this observation, the inter-metal contact
resistance increase appears to be insignificant compared to the constituent metal sheet
resistance increase after thermal cycling.
Further evidence of a reaction between the WNx and AlCux layers is provided by the
microscope photographs of the metal 4 surface before and after 5 hour thermal cycles
shown in Figure 4.8. Recall that the metal 4 consists of a 1500A WNx bottom cladding
followed by a 17000A AlCux layer, but no top cladding. The before thermal cycle photo-
graph in Figure 4.8a is of the AlCux surface. After a 5 hour, 5000 C thermal cycle, the mea-
sured sheet resistance increases by approximately a factor 2, but the photograph in Figure
4.8b is nearly identical in metal 4 top surface morphology to that before thermal cycling.
This suggests that a reaction initiates and proceeds from the WNx - AlCux interface. Of
particular interest in Figure 4.8b there is the one circular spot where the regular morphol-
ogy is broken. It is believed that this is where Al-W-N reaction products have penetrated
the surface indicating that the Al + WNx -- Al-W-N reaction is highly non-uniform in
nature. More severe changes in surface morphology are shown after the 5250 C and 5500 C
thermal cycles in Figure 4.8c and 4.8d. The dramatic change in surface morphology is
believed to be the result of nucleation and growth of intermetallic Al-W-N phases
throughout the barrier.
The dielectric cracking displayed in Figure 4.9 is of considerable yield and reliability
concern. The cracking is believed to be the result of the thermal expansion mismatch
between aluminum and the SiO 2 passivation. Although the dielectric stack is able to with-
stand the compressive forces after cooling to room temperature from 3800 C during fabri-
cation, the tensile stress induced at temperatures above 450 0 C for 5 hours are enough to
cause cracking. The possible results of cracking include inter-metal open circuits or short
circuits or intra-metal short circuits. However, the metal snake, intra-metal inter-digitated
finger and inter-metal capacitor measurements did not exhibit any of these failure modes
after any thermal cycle.
4.3 Ohmic Contact Thermal Cycle Response
4.3.1 Experimental Observations
Ohmic contact resistance was inferred from the measurement of metal 1 - ohmic metal
- S/D implant (M1-OM-N+) contact strings, large and small transmission line model struc-
tures (TLMs) and the MESFET source and drain resistances.
The 5 hour and 45 minute duration thermal cycle temperature response of the resis-
tance per contact of the M1-OM-N+ contact string (PCM device #32), the resistance per
contact of the M1-OM contact string (PCM device #46) and the sheet resistance of the S/D
implant snake (PCM device #37) are shown in Figures 4.12 and 4.13. The resistance per
contact was calculated by dividing the contact string resistance by the number of contacts
in the string and the sheet resistance was calculated by dividing the S/D implant snake
resistance by its length in squares.
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Figure 4.12: Vitesse HGaAs3 M1-OM-N+ and M1-OM Resistance per Contact and N+
Sheet Resistance as a Function of 5 Hour Thermal Cycle Temperature
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Figure 4.13: Vitesse HGaAs3 M1-OM-N+ and M1-OM Resistance per Contact and N+
Sheet Resistance as a Function of 45 minute Thermal Cycle Temperature
Figure 4.14 displays large TLM structure sheet resistance and contact resistance
extractions for 9 different 5 hour thermal cycle temperatures. The large TLM structure
contact width is 250 microns, contact spacings are 5 and 10 microns and contact lengths
are 20 microns. The sheet resistance, "rsh" in the extractions, has units ohms/square and
the contact resistance, "rc" in the extractions, has units ohms/um. The before thermal
cycle rc = 200 ohm microns and rsh = 200 ohms/square, yielding a contact transfer length
Lt = 1 micron. After the 575 0 C and 6000 C 5 hour thermal cycles, the extractions give
ambiguous result and in these cases the contact resistance was approximated as the mean
of the two differently spaced resistances.
Figure 4.15 shows the increase in MESFET source resistances plotted as a function of
the inverse ohmic contact width after 9 different 5 hour thermal cycles. The increase in
source resistance was calculated as the before cycle source resistance subtracted from the
after cycle source resistance. The source ohmic contact widths (device #1, 2, 3, 4, 11, 12,
13, 16 and 19) ranged from 2.5 microns to 10 microns depending on the MESFET width.
Each cycle temperature plot in Figure 4.15 includes a source resistance increase least
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squares fit line and slope in units ohm microns. The average before cycle source resistance
value was approximately 900 ohm microns.
I-V characteristics of the small TLM (device #26b) structure half resistor are shown in
Figure 4.16 before and after 5000 C, 525°C and 550 0C 5 hour thermal cycles.
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Figure 4.16: Vitesse HGaAs3 Small TLM Half Resistance I - V Characteristics Before
and After 5 hour 500C, 525C and 550C Thermal Cycles
Figures 4.17 and 4.18 display, as a function of 5 hour and 45 minute thermal cycle
temperature, the average of the 9 measured MESFET source resistances (device #1, 2, 3,
4, 11, 12, 13, 16 and 19), the small TLM structure resistance per contact (device # 26b)
and the large TLM structure resistance per contact (device # 25a). All resistances values
have been normalized to ohm micron units by multiplying the resistance per contact by the
contact width.
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Figure 4.17: Vitesse HGaAs3 Average MESFET Source Resistance and Large and Small
TLM Resistance per Contact as a Function of 5 Hour Thermal Cycle Temperature
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Figure 4.18: Vitesse HGaAs3 Average MESFET Source Resistance and Large and Small
TLM Resistance per Contact as a Function of 45 Minute Thermal Cycle Temperature
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4.3.2 Discussion
Displayed in Figure 4.12, the 5 hour thermal cycle duration M1-OM-N+ resistance per
contact increases by several orders of magnitude between the temperatures 5000 C and
5500 C. However, the M1-OM resistance per contact and the S/D implant sheet resistance
remain practically unchanged over this 5 hour thermal cycle temperature range. Consid-
ered together, these observations clearly indicate that the ohmic contact resistance increase
must be responsible for the increase of the M 1-OM-N+ resistance per contact. Figure 4.13
illustrates similar behavior for 45 minute thermal cycle temperatures between 525°C and
575 0C.
The strong temperature dependence of the ohmic contact resistance can be modeled as
a thermally activated process using Equation 4.1. A procedure similar to that described in
Section 4.2.2 was applied to generate a time-temperature curve set from the M1-OM-N+
data in Figures 4.12 and 4.13. The activation energy of the M1-OM-N+ resistance per con-
tact increase was determined to lie in the range 2.5-2.8 eV. Figure 4.19 displays several
temperature curves suitable for approximating the M1-OM-N+ resistance per contact for
arbitrary thermal cycle temperature and duration. Measured M1-OM-N+ resistance per
contact values, including short duration 6000 C and long duration 400 0C thermal cycle
results, are included on the same graph. Tie lines connect each experimental measurement
to the calculated curve fit.
The large distribution in contact resistance change, evident in Figure 4.19, is further
investigated in Figure 4.15. The MESFET source resistance increases of 9 devices are
plotted, normalized to their contact width, for 9 different 5 hour duration thermal cycle
temperatures in Figure 4.15. To first order, the change in source resistance appears inde-
pendent of the contact width. The wide distribution around the least squares fits in Figure
4.15 indicates that, in contrast to the metal 1 through metal 3 resistance increase, the
ohmic contact resistance increase with increasing thermal cycle temperature is erratic in
nature. These observations are supported by the large TLM contact structure measure-
ments shown in Figure 4.14. The unpredictable nature of the contact resistance increase
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Figure 4.19: Vitesse HGaAs3 M1-OM-N+ Contact String Resistance per Contact Ther-
mal Cycle Response Time-Temperature Curve Set
results in the smaller length large TLM resistor having larger after cycle resistance after
the 575°C and 6000 C 5 hour cycles.
Figure 4.16 provides additional insight into the ohmic contact thermal cycle response.
The small TLM half resistor I-V characteristics show linear behavior before thermal
cycling and after 5 hours a 5000C. Notice that the resistance actually decreases after the 5
hour 500'C thermal cycle. The small TLM half resistor I-V characteristic after the 5 hour
525 0 C thermal cycle resembles the appearance of a diode and is no longer ohmic in nature.
After a 5 hour 550 0C cycle the I-V characteristic is more symmetric but also more resis-
tive.
The initial reduction in ohmic contact resistance is a feature common to all the figures
in Section 4.3.1. The thermal cycle effectively extends the ohmic contact sintering pro-
cess, resulting in lower contact resistance. However, after sufficiently long thermal cycle
duration, a delayed process is enabled, resulting in dramatic contact resistance increase.
The mechanism responsible for the contact resistance increase is believed to be a reaction
of metal 1 aluminum with the ohmic contact as discussed below.
The M1-OM-N+ contact string resistance per contact, the large and small TLM struc-
ture resistances and the MESFET source resistances share several common thermal cycle
response features. The ohmic contact resistance increase is delayed in time, thermally acti-
vated and highly unpredictable. Figures 4.17 and 4.18 show that the kinetics governing the
ohmic contact resistance increase vary significantly between the small TLM structure, the
large TLM structure and the MESFET source resistances. For each resistor, the 45 minute
and 5 hour thermal cycle ohmic contact breakdown temperatures are defined as the first
temperature where the resistance measurement exceeds 2000 ohms/micron. Table 4.2
summarizes the ohmic breakdown temperatures extracted from Figures 4.17 and 4.18.
Structure 5 Hour Breakdown T 45 Min. Breakdown T
Small TLM resistor 526 0C 5430C
MESFET source resistor 529 0C 561 0C
Large TLM resistor 5480C 582 0C
Table 4.2: Ohmic Contact Breakdown Temperatures for 5 Hour and 45 Minute Thermal
Cycle Durations
The time delay prior to ohmic contact degradation is characteristic of reaction through
a diffusion barrier. The ohmic contact is separated from metal 1 aluminum by a 2500.
thick WN x barrier. At elevated temperatures the reaction of the metal 1 A1Cu x with the
ohmic contact WNx barrier will eventually result in localized reaction product penetration
through the barrier. In all the contact structures, the metal 1 AlCux to ohmic metal Ni-Ge
WNx barrier thickness is the same (2500A). To first order, the reaction product penetration
delay through the barrier is expected to be the same, regardless of contact or via dimen-
sions.
The ohmic contact breakdown temperature variation of different contacts is believed
to be due to differing contact geometry. The important ohmic contact layout features are
the ohmic contact dimensions and the metal 1 to ohmic contact via dimensions. The dis-
tance between the metal 1 to ohmic contact via edge and the edge of the ohmic contact is
defined as the metal 1 to ohmic contact via spacing. Table 4.3 summarizes the important
dimensions of the ohmic contact containing structures studied. The MESFET ohmic con-
tact and via widths varied depending on the width of the transistor. Referring to Tables 4.2
and 4.3, the ohmic contact breakdown temperature increase correlates with both the ohmic
contact and via spacing dimensions.
Ohmic Contact Type Contact Size Via Size Via Spacing
Small TLM 2x2gm 1.2x1.2gm 0.4gm
MESFET Contact 2.3x2.5-10m 1.3x1.5-9gm 0.5gm
Large TLM 250x20m 240x16gm 2.0gtm
Table 4.3: Ohmic Contact and Metal 1 Via Dimensions of Ohmic Contact Structures
Consider the scenario that the Al-W-N compounds interact with the Ni-Ge compounds
resulting in locally increased contact resistance wherever there is barrier penetration.
Hypothetical cross-sections of the ohmic contact barrier penetration time evolution at a
given temperature are shown in Figure 4.20. The delay in barrier penetration to the ohmic
contact edge will be roughly proportional to the barrier thickness (dl in Figure 4.20) plus
the contact via spacing (d2 in Figure 4.20). Hence, contact structures with larger via spac-
ings are predicted to take longer to reach the same level of contact degradation, in agree-
ment with the contact breakdown temperature dependence. However, because the ohmic
contact transfer length (see Section 3.2.1) equals approximately one micron, a noticeable
increase in resistance is expected for all the structures in Table 4.3 upon initial barrier pen-
etration under the via (dl in Figure 4.20 is the same for all contact structures). However,
as shown in Figure 4.17 and 4.18, this barrier penetration and reaction model does not cor-
rectly predict the markedly different delays before the onset of ohmic contact resistance
increase observed for different contact structures.
TIME
Figure 4.20: Hypothetical Cross-Sections of the Ohmic Contact Barrier Penetration Time
Evolution at a Given Temperature
A modified version of the barrier penetration and reaction model will now be
described which correctly accounts for the via spacing dependence of the ohmic contact
breakdown temperature. Because of the thermal expansion coefficient mismatch between
the ohmic metal and the GaAs crystal, a strain field exists in the crystal and the contact
metal which is strongest at the contact edges [85]. Nucleation and growth of new phase
grains is known to occur preferentially where the strain field is large [86]. Consider the
case where the reaction kinetics dictate that new phase nucleation and growth at the ohmic
contact occurs only at the contact edge upon penetration of aluminum containing com-
pounds. The delay time to the onset of ohmic contact degradation will then be equal to the
time it takes for aluminum compounds to reach the contact edge. This time is, in turn, pro-
portional to the distance through the WNx barrier that Al compounds must penetrate. This
distance is approximately equal to the WN x barrier thickness plus the ohmic contact via
spacing (dl+d2 in Figure 4.20). Although the reaction products which result when Al-Cu-
W-N penetrates to the NiGe ohmic metal edge are not known, this barrier penetration and
contact edge nucleation model correctly predicts that the larger the via spacing is, the
longer will be the delay time to ohmic contact resistance increase.
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4.4 MESFET and Ring Oscillator Thermal Response
4.4.1 Experimental Observations
PCM test bar enhancement and depletion mode MESFETs (device #1, 2, 3, 4, 11, 12, 13,
16 and 19) of varying length and width were measured before and after 5 hour thermal
cycles. Normalized source resistance (ohm microns), transconductance (ohms/micron)
and saturation current (amps/micron) measurements of individual devices are plotted as a
function of 5 hour thermal cycle temperature in Figure 4.22. The mean and coefficient of
variation of the normalized source resistance and transconductance is displayed in Figure
4.21. Hand drawn lines have been added to the plots in Figure 4.21 to aid in following the
data trends.
Vitesse HGaAs3
MESFET Source Resistance and Transcontuctance After 5 Hour Thermal Cycles
Mean and Relative Dispersion (9 FETs)
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Figure 4.21: Vitesse HGaAs3 MESFET Source Resistance and Transconductance Mean
Value and Coefficient of Variation as a Function of 5 Hour Thermal Cycle Temperature
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The threshold voltage extraction was particularly sensitive to small changes in device
performance. The general trend was for the threshold voltage to increase with increasing 5
hour thermal cycle temperature. Figure 4.23 shows the mean threshold voltage increase as
a function of 5 hour thermal cycle temperature for the two 10x1 micron EFETs measured.
Notice that for some 5 hour thermal cycle temperatures the threshold voltage decreases
significantly.
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Figure 4.23: Vitesse HGaAs3 10xI Micron EFET Mean Threshold Voltage Increase as a
Function of 5 Hour Thermal Cycle Temperature
The extracted Schottky barrier height and ideality of all DFET gate contacts changed
less than one percent for cycles up to 5500 C. For the 10xI micron width DFETs (device
#16) the barrier height ranged from 0.7V to 0.8V and the ideality ranged from 1.1 to 1.3.
Above 550 0 C, the extraction method described in Section 3.4.2 was difficult to interpret
because of the large and non-linear series source and drain resistances.
Likewise, the MESFET reverse biased breakdown voltage showed little significant
correlation with the thermal cycle temperature. Typical reverse biased breakdown voltages
were measured to be 5.7V to 9.6V for the 10xl micron EFET (device #3) and 4.6V to
I I I I I I I I I I I
7.6V for the 10x1 micron DFET (device #16). Breakdown voltage levels stayed the same
or increased in magnitude slightly (less than 1 volt) in all but a few cases. In two cases,
after 475°C and 5750 C 5 hour thermal cycles, a device reverse biased breakdown was
observed to decrease precipitously to the value of 0.2V. In these two instances it is
believed that the structure was mechanically or electrically damaged during the probing
and not as a result of thermal cycling.
Ring oscillator inverter delay measurements before and after 5 hour thermal cycles are
plotted in Figure 4.24. For 5 hour thermal cycles at and above 5500 C, the ring oscillators
did not function properly (no oscillations). Notice the significant distribution in the
before-thermal-cycle ring oscillator delay.
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Figure 4.24: Vitesse HGaAs3 23-Stage Ring Oscillator Inverter Delay Measurements
Before and After 5 Hour Thermal Cycles
4.4.2 Discussion
The thermal cycle response of the MESFET source resistance (rs), transconductance (gm)
and saturation current (Isat) all follow similar trajectories. Figure 4.22 presents these
· · · · · · · · · · ·
~nnr·
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trends as a function of 5 hour thermal cycle temperature for all 9 measured MESFETs.
Below 5250 C the after cycle change in rs, gm, and Isat is less than ten percent. Between
5250 C and 575 0 C, rs increases by roughly two orders of magnitude and gm and Isat
decrease by roughly two orders of magnitude. Above 575 0 C, the values of rs, gm and Isat
appear to level off. Also, above 5250 C, the measurement scatter increases to over an order
of magnitude in several cases. These trends are confirmed in Figure 4.21 where the source
resistance and transconductance mean and relative dispersion (standard deviation/mean)
are shown as a function of 5 hour thermal cycle temperature for the 9 measured MES-
FETs. As the relative dispersion increases to the range of unity, it becomes increasingly
difficult to bound the distribution.
From the discussion in Section 4.3.2, the source and drain resistance increase with
increasing thermal cycle temperature is the result of ohmic contact resistance increase.
The extracted transconductance, saturation current and threshold voltage are both strongly
influenced by the presence of source and drain resistances. However, it is not immediately
clear if the source and drain resistance increase alone accounts for the measured transcon-
ductance and saturation current decreases. Device and circuit simulations were imple-
mented to address this issue.
To evaluate the effect of the source and drain resistance on the other device parame-
ters, HSPICE device simulations were performed. Before thermal cycle measurements
were used to optimize the device model parameters to fit the measured MESFET I-V
curves. An example of this optimization for a 10x1 micron EFET over several I-V charac-
teristics is displayed in Figure 4.25. The solid lines are the measured data values and the
dashed lines are the simulated device response. Subsequent to thermal cycling, the zero
biased source and drain resistances were extracted. An after cycle device model was con-
structed by including linear resistors at the source and drain nodes of the before cycle
model with resistance values equal to the measured increase in source and drain resis-
tance. Figure 4.26 displays the after cycle (5 hours at 5380 C) 10xl micron EFET I-V mea-
surements and the simulated response using the after cycle model described above. The
excellent agreement of the after cycle model simulation to the after cycle device measure-
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ments indicates that the source and drain resistance increase is, indeed, the dominant
device degradation mechanism. This procedure was repeated with similar success for a
10xl micron DFET after a 5 hour, 538 0 C thermal cycle.
The increased source and drain resistance model of the MESFET behavior after ther-
mal cycles was used to simulate the ring oscillator behavior after each 5 hour thermal
cycle. First, the before cycle oscillation behavior was simulated with the nominal process
EFET models and the parasitic capacitance was adjusted to match the measured behavior.
After thermal cycling, the average normalized source resistance increase (units ohm
microns) was determined from Figure 4.22. The after cycle ring oscillator behavior was
then simulated with resistors, appropriately scaled to the contact width, added in series at
every MESFET source and drain. The before and after cycle inverter delays and the simu-
lated after cycle inverter delays are plotted in Figure 4.27. The simulation accurately mod-
els the ring oscillator thermal cycle response below 450'C and correctly predicts that
above approximately 540'C the ring oscillator no longer oscillates. However, the simula-
tion does not predict the 5-10% increase in inverter delay that is measured after 5 hour
thermal cycles in the range 475'C to 5250 C. This inverter delay increase after 5 hour ther-
mal cycles in the 4750 C to 5250 C range is presently not well understood.
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Figure 4.27: Vitesse HGaAs3 Ring Oscillator Inverter Delay
After 5 Hour Thermal Cycles
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Chapter 5
Conclusions
5.1 Summary
The elevated temperature response of the Vitesse HGaAs3 E/D MESFET process has been
investigated. Standard electrical test structures were measured before and after thermal
cycles of duration ranging from 5 minutes to 10,000 minutes (1 week) and temperature
ranging from 4000 C to 6500C. At elevated temperatures there is a thermally activated
reaction between adjacent aluminum and tungsten nitride metal layers which results in
increased interconnect metal resistance and increased ohmic contact resistance. These
consequences limit the thermal budget available for the selective epitaxial growth neces-
sary for optoelectronic integration.
The metal 1 through metal 3 interconnect sheet resistances, extracted from metal snake
resistors, have been found to increase with an Arrhenius temperature dependence (Ea =
3.5eV) and linear time dependence until ultimately saturating at a sheet resistance increase
factor of approximately 15 after sufficiently severe thermal cycles. This increase in the
sheet resistance is believed to be the result of a reaction between the interconnect metalli-
zation AlCu x core and WN x cladding layers. The Al-W-N reaction products are calculated
to have resistivity of 75f2 cm, approximately 15 times that of the aluminum. Using an
Arrhenius based model and experimental measurements, the metal 1 sheet resistance after
thermal cycling has been predicted over the thermal cycle temperature range of 4000 C to
6000 C for durations of 1 minute to 10,000 minutes with excellent agreement to additional
experimental measurements.
The ohmic contact resistance was extracted from TLM structures, contact strings and
MESFETs and was found to increase at elevated temperatures by up to several orders of
magnitude. This resistance increase was delayed in time, followed an Arrhenius tempera-
ture dependence (Ea = 2.5eV) and was highly unpredictable. The time delay before ohmic
contact resistance increase was observed to be dependent on the geometry of the ohmic
contact and associated metal 1 via. In particular, larger metal 1 via edge to ohmic contact
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edge spacing correlated with higher ohmic contact breakdown temperatures for a fixed
thermal cycle duration. It is hypothesized that localized penetration of aluminum contain-
ing Al-W-N compounds, through the WNx barrier, to the edge of the ohmic metal initiates
the ohmic contact deterioration and associated resistance increase.
Standard HGaAs3 process devices and circuits were found to deteriorate in perfor-
mance after thermal cycling due to ohmic contact resistance increase. Enhancement and
depletion MESFET transconductance and saturation current decreased with increasing
thermal cycle duration and temperature. However, other device parameters including the
Schottky gate barrier height and ideality showed little or no change over the entire range
of thermal cycles. HSPICE device simulations provided strong evidence that the MESFET
deterioration is fully accounted for by the increase in ohmic contact resistance at the
source and drain terminals. HSPICE circuit simulations also correctly predicted the failure
of measured DCFL ring oscillators after sufficiently severe thermal cycles due to the
increase in MESFET source and drain ohmic contact resistance. However, an observed
10% increase in ring oscillator delay following 5 hours at 4750 C to 5250 C remains unex-
plained.
Detailed understanding of the electronics response to elevated temperatures is neces-
sary to define the thermal budget for optoelectronic integration by epitaxial regrowth. This
integration process requires elevated temperatures for native oxide desorption, epitaxial
growth and oxide and metal deposition and etching [5]. Conventional molecular beam epi-
taxy of optoelectronic hetero-structures includes 10 minutes at 6000 C for oxide desorption
and 5 hours at 6000 C to 7000 C for epitaxy deposition. This thesis indicates that alternate
techniques or lower than conventional temperatures for MBE oxide desorption and epit-
axy deposition must be used if the electronics is to withstand the optoelectronic integra-
tion process.
5.2 Continuing Research
5.2.1 Improved WN x Diffusion Barrier
The observed increase in metal 1 through metal 3 sheet resistance and in ohmic contact
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resistance after elevated temperature thermal cycles are both the result of reaction between
AlCux and WNx . The available literature on the WNx/AlCu x system indicates that increas-
ing the WNx nitrogen fraction [60, 61, 62] or the AlCux copper fraction [58] will slow the
intermetallic reaction.
A modification to the Vitesse process has been investigated to produce higher nitrogen
composition WNx with improved AlCux barrier properties. Five different metal layer
structures were blanket sputtered and passivated on four-inch silicon wafers. The material
layers consisted of the silicon wafer, its native oxide, the metal layers and their passiva-
tion. The metal sandwiches consisted of a WN x bottom cladding (1500 angstroms)
followed by a AlCux core (15000 angstroms). The nitrogen composition of the WN x lay-
ers was increased by reducing the sputtering deposition rate and increasing the deposition
time while keeping the nitrogen flow constant. The wafer 1 metal layers were the standard
metal 3 WNx and standard metal 3 AlCux layers. The standard metal WN x barrier compo-
sition is predicted to be between 10 to 20 atomic percent nitrogen based on the gate metal
resistivity [62]. Wafers 2 and 3 had increased nitrogen content WNx with two times and
four times, respectively, the normal sputtering time followed by standard metal 3 AlCux.
The slower sputtering rate and longer sputtering time of the WN x is expected to result in
20-40 atomic percent nitrogen for wafer 2 and 30-60 atomic percent nitrogen for wafer 3.
Wafer 4 had only the standard metal 1 WNx (10-20 percent atomic nitrogen) and wafer 5
had only the standard metal 3 AlCux. These metallization layer compositions are summa-
rized in Table 5.1
Table 5.1:
Wafer # WNx Layer AlCux Layer
1 Standard M3 Standard M3
2 2x N2 M1 Standard M3
3 4x N2 M1 Standard M3
4 Standard Ml None
5 None Standard M3
Improved WN x Barrier Layer Experiment Metallization Compositions
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The wafers were cleaved into approximately one square centimeter pieces and 5 hour
thermal cycles at 5000 C, 525'C, 550'C, 575°C and 600 0 C were performed on chips from
each wafer. After a 10 minute buffered oxide etch to remove the passivation, resistance
measurements were made on the metal sheet using a four point probe configuration with
the probe tips approximately one millimeter apart. A current source was used to provide
100mA through one set of proves while a voltmeter measured the voltage drop across the
other set.
The resistance measurements before and after thermal cycles are summarized in Table
5.2. An X in Table 5.2 indicates that after the 10 minute buffered oxide etch, the surface
was non-metallic (dull or glassy) and that the measured resistance exceeded 1 ohm. The
cause of the non-metallic transformation after thermal cycling above 550'C, denoted by
an X in Table 5.2, is presently unclear. Possible causes include a reaction of the AlCux
with the passivation [83] or a reaction of the silicon substrate through its native oxide and
the WNx barrier with the AlCux [64, 65].
Wafer # Before 5hrs, 500C Shrs, 525C Shrs, 550C Shrs, 575C Shrs, 600C
1 20mQ 31mQ 170mQ X X X
2 22mQ 22mQ 25m9 52mQ X X
3 19mQ 19mn2 18mQ 19mQ X X
4 5.5Q 4.7Q 4.192 4.4 4.2Q 3.9Q
5 20mQ 19mQ 20mQ 20mQ X X
Table 5.2: Improved WN x Barrier Resistance Before and After 5 Hour Thermal Cycles
Regardless of the nature of the non-metallic transformation, this experiment clearly
indicates that the higher nitrogen composition in the WN x substantially improves its reac-
tion barrier properties with AlCux. Wafer 2, with approximately 2 times the standard WNx
nitrogen composition, shows no noticeable resistance increase for cycles up to 5000 C for 5
hours and wafer 3, with approximately 4 times the standard WN x nitrogen composition,
shows no noticeable resistance increase for cycles up to 5500 C for 5 hours. These results
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show that by increasing the nitrogen composition of the WNx barrier, the WNx + AlCux
-+ Al-W-N reaction can be suppressed at temperatures up to 500 C higher than the standard
WNx process.
In addition to improved elevated temperature response, the higher nitrogen content
WNx barriers are expected to enhance the reliability of the ohmic contacts, a historically
important concern in GaAs processes [23, 24]. Continued collaboration with Vitesse
Semiconductor is planned to include a thermal cycle response study of the full HGaAs3
process with increased nitrogen WNx barrier layers. The purpose of this investigation will
be to confirm the improved metal 1-3 sheet resistance thermal stability and to investigate
the expected improvement in ohmic contact thermal stability.
5.2.2 Circuit Layout Design
For a given thermal cycle duration, the ohmic contact breakdown temperature was found
to depend strongly on the ohmic contact geometry. This observation suggests that it should
be possible to control the ohmic contact breakdown temperature by modifying the ohmic
contact geometry. As discussed in Section 4.3.2, there is a strong case to support the
hypothesis that the contact to via spacing and not the contact size is the critical dimension
for the ohmic contact resistance thermal cycle response. However, because the ohmic con-
tact containing structures studied in this thesis had both varying ohmic contact size and
metal 1 via spacings, it was impossible to definitively extract the thermal cycle depen-
dence on contact size and via spacing separately.
A small set of test structures has been designed to separately evaluate the impact of the
ohmic contact size and metal 1 via spacing on the ohmic contact resistance thermal cycle
response. See Appendix D. At the heart of these test structures are four contact strings,
EB1-EB4, each containing 304 ohmic contacts. EB1 has ohmic contact dimensions
4gmx4gm and metal 1 via dimensions 1.4gmxl.4gm. EB2 has ohmic contact dimensions
4gmx4gm and metal 1 via dimensions 3gmx3gm. EB3 has ohmic contact dimensions
2gmx2gm and metal 1 via dimensions 1.4gmx1.4gm. EB4 has ohmic contact dimensions
4gmx4gm and has no metal 1 via. The EB4 contact string is interconnected using gate
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metal with ohmic over gate metal contacts. In addition, EFETs, DFETs, inverters and ring
oscillators have been designed with EB3 and EB4 contact structures.
The above described test structures have been included on the optoelectonics VLSI
chip named MIT-OEIC-3/NCIPT-OEVLSI-1 that was submitted to MOSIS on 11/16/94
for fabrication at the Vitesse Semiconductor HGaAs3 foundry. When the finished chips
are received, several will be put through systematic electrical measurement before and
after thermal cycles.
The results of the work completed in this thesis provide a strong basis to predict the
outcome of these experiments. It is expected that the ohmic contact thermal cycle response
will depend strongly on the ohmic contact to metal 1 via spacing, with EB 1 having supe-
rior response to EB2. It is also anticipated that EB4, with no metal 1 via, will have the best
resistance to thermal cycle deterioration of the ohmic contact. In general, the critical
breakdown temperature can be expected to increase by using larger via spacings or gate
metal to ohmic metal contacts in place of metal 1 to ohmic metal vias. When confirmed,
these trends will provide a means to control the ohmic contact breakdown temperature by
intelligent layout of the ohmic contact and via geometries.
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Appendix A
Motorola CS1 Process Thermal Cycle Response
Compound Semiconductor 1 (CS1) is Motorola's production-oriented GaAs integrated
circuit fabrication facility. The CS1 digital E/D MESFET process is a refractory metal
self-aligned gate process with fabrication steps similar to those discussed in Chapter 2 for
the Vitesse process. However, the CS 1 process features different gate, ohmic and intercon-
nect metallization materials than the Vitesse HGaAs3 process [9].
The CS 1 refractory metal gate consists of a TiWN compound with the Si implant
anneal accomplished by a rapid thermal annealing (RTA) process. Previous studies [15,
21] have demonstrated that TiWN forms a thermally stable Schottky barrier when depos-
ited on GaAs. The CS 1 ohmic metal is nickel based. However, the other ohmic metal con-
stituents are unknown at present to this investigator. Most likely, the contact is similar in
structure and material properties to the NiGe-GaAs or Niln-GaAs contacts discussed in
Section 2.2.3. The CS1 upper-level interconnect metallizations consist of a TiW/AlCu/
TiW sandwich where the AlCu supplies the primary conduction path and the TiW clad-
dings provide shunt current paths in case of electromigration or stress-induced void for-
mation.
Wafers containing standard process control electrical test structures were provided by
Motorola CS 1 [87]. Electrical measurements were performed on CS 1 electrical test struc-
tures before and after 5 hour thermal cycles. The structures tested included metal snake
resistors, inter-level metal contact strings, TLM structures, EFETs and DFETs. The ther-
mal cycling and electrical testing methods used were identical to those discussed in Chap-
ter 3 for the Vitesse electrical test structures. The 5 hour thermal cycle profile used was the
Type A profile described in Section 4.1.
Long metal snake resistors were measured before and after 5 hour thermal cycles. Fig-
ure A. 1 shows the metal 1, metal 2 and gate metal long snake resistance as a function of 5
hour thermal cycle temperature. The metal 1 and metal 2 long metal snake resistance
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Figure A.1: Motorola CS 1 Long Metal Snake Resistance as a Function of 5 Hour
Thermal Cycle Temperature
begins to increase noticeably above 4500 C after 5 hours. However, The behavior above
5000 C is erratic with several cycles resulting in a decrease in the snake resistance by an
order of magnitude or more. The gate metal long snake resistor is stable after 5 hours at
550'C, but after 5 hours above 550'C the gate metal long snake resistance decreases pre-
cipitously.
The increase in the Motorola CS 1 metal 1 and metal 2 resistance after 5 hour thermal
cycles below 500'C is similar to the behavior of the Vitesse metal 1 through metal 4 lay-
ers. However, the erratic decreases in CS 1 metal 1 and metal 2 resistance after 5 hours
above 5000 C is definitely different from the Vitesse metal 1-4 response. The increase in
CS 1 metal 1 and 2 resistance is believed to be the result of reaction between the AlCu core
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and TiW claddings, similar to the WN-AlCu reaction observed in Vitesse metal 1-4. The
precipitous decrease in metal 1 and metal 2 resistance above 5000C may be due to inter-
level and intra-level shorting caused by diffusion or reaction of the TiW-AlCu metalliza-
tion through its dielectric passivation. Figure A.2 shows microscope photographs of a
metal 1 wire before and after a 6000 C thermal cycle. The visible blooming around the
metal 1 wire suggests a reaction or diffusion through the passivation.
(a) Before Thermal Cycle
(b) After 5 Hour 6000 C Thermal Cycle
Figure A.2: Motorola CS I Metal 1 Wire Photographs (1000x) Before and After a 5 Hour
6000 C Thermal Cycle
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The CS1 ohmic contact thermal cycle response was observed through large TLM
structures, S/D implant resistors, M1-OM-N+ contacts string resistors and MESFET end
resistance measurements. The S/D implant resistors are simply a short wire of S/D diffu-
sion between two ohmic contacts. Figure A.3 shows the 5 hour thermal cycle response of
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Figure A.3: Motorola CS I MI-OM Resistance per Contact, M1-OM-N+ Resistance per
Contact and N+ Sheet Resistance as a Function of 5 Hour Thermal Cycle Temperature
the CS 1 sheet resistance, M1-OM contact string resistance per contact and the M1-OM-
N+ contact string resistance per contact. The M1-OM and M1-OM-N+ contact strings
contained 750 contacts with M1-OM dimensions 0.8gmx0.8Lpm and OM-N+ dimensions
1.8gmxl.8gm. The sheet resistance was extracted from the large TLM measurements.
Figure A.4 plots the large TLM derived ohmic contact resistance, the S/D implant resistor
resistance per contact and the average MESFET source resistance per contact as a function
of 5 hour thermal cycle temperature. The S/D resistor and MESFET M1-OM and OM-N+
110
X S/D Implant
sheet resistance
I Metal 1 - Ohmic metal
resistance per contact
I G
g g z m 8
· ·
6
i i i I I
I
lU
105
E
0
04o 10
103
Sn2Irn2
Before 400 450 500 550 600
Thermal Cycle Temperature
Figure A.4: Motorola CS 1 Large TLM Contact Resistance, S/D Resistor Resistance per
Contact and Average MESFET Source Resistance per Contact as a Function of 5 Hour
Thermal Cycle Temperature
contact dimensions are the same as the M1-OM-N+ contact string described above. The
large TLM contact has width 400pm and length believed to be at least several microns.
Figures A.3 and A.4 show similar ohmic contact resistance thermal cycle response as
observed in the Vitesse HGaAs3 process. Figure A.3 clearly isolates the ohmic contact
resistance increase as being responsible for the increased M1-OM-N+ resistance per con-
tact. Both the M1-OM contact resistance and the N+ sheet resistance components of the
M1-OM-N+ resistance per contact are stable over the 5 hour thermal cycle temperature
range of 5000C-6000 C. The increase in M1-OM-N+ resistance per contact after these ther-
mal cycles can only be accounted for by increased ohmic contact resistance. Figure A.4
shows that the CS1 ohmic contact resistance increase after thermal cycling is dependent
on the ohmic contact and metal 1 via geometry. The S/D resistor and MESFETs have the
,,6
same contact dimensions (although larger width MESFETs have several contacts per ter-
minal) and have roughly the same critical temperature, approximately 500'C, for ohmic
contact resistance increase after 5 hour thermal cycles. In contrast, the large TLM struc-
ture extracted contact resistance shows a 5 hour thermal cycle critical temperature of
approximately 550 0 C. These observations lead to the same hypothesis proposed to explain
the Vitesse ohmic contact breakdown, that the ohmic contact resistance increase mecha-
nism is initiated by aluminum compound (Al-Ti-W-N) penetration to the contact edge.
CS1 enhancement, depletion low and depletion high mode MESFETs of varying
widths and lengths were monitored before and after each 5 hour thermal cycle. The satura-
tion current, transconductance and source resistance measurements are plotted in Figure
A.5 as a function of 5 hour thermal cycle temperature. As was the case with the Vitesse
observations, after thermal cycling the measured transconductance and saturation current
decrease proportionally as the series resistance increases. Figure A.6 shows the source
resistance and transconductance response averaged over the 9 measured devices. The
transconductance and source resistance relative dispersion exceeds unity after 5 hour ther-
mal cycle temperatures above 550'C, indicating that the ohmic contact deterioration is
highly unpredictable
In summary, the Motorola CS1 process displays metallization thermal instability
above 450'C. Similar to the Vitesse HGaAs3 process, the CS1 upper level metal snake
resistance slightly increased after thermal cycling for 5 hours between 450'C and 5000 C.
This resistance increase is believed to be the result of a reaction between the upper level
metal Al and TiW layers. However, in contrast to the HGaAs3 process, the CS 1 process
displayed erratic and precipitous metal snake resistance decrease after 5 hours above
5000 C. This behavior is thought to be the result of inter-layer and/or intra-layer shorting
due to Al/TiW diffusion through and/or reaction with the passivation. The CS 1 ohmic con-
tact resistance thermal cycle response was observed to be similar to that of the Vitesse
HGaAs3 process. The ohmic contact resistance increase after thermal cycles of 5 hours at
temperatures above 500'C is believed to be the result of Al compound penetration to the
ohmic contact edge.
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114
)
Appendix B
Vitesse Process Control Monitor Test Structures
Structure # Description
1 1.5 X 1.0 E FET
2 4.0 X 1.0 E FET
3 10.0 X 1.0 E FET
4 10.0 X 1.0 E FET
5 10.0 X 1.0 E FET 90 deg
6 10.0 X 1.0 E FET 135 deg
7 10.0 X 1.0 E FET 45 deg
8 10.0 X 1.0 E FET 0.6 micron gate ohmic space
9 10.0 X 0.8 E FET
10 10.0 X 1.2 E FET
11 10.0 X 2.0 E FET
12 10.0 X 3.0 E FET
13 1.5 X 1.0 DP1 FET
14 1.5 X 7.0 DP2 FET
15 2.0 X 1.5 DP2 FET
16 10.0 X 1.0 DP1 FET
17 10.0 X 0.8 DP1 FET
18 10.0 X 1.2 DP1 FET
19 10.0 X 2.0 DP1 FET
20 2.2 X 3.2 DP1 FET
21 NO LONGER EXISTS
22 169.5 X 106 DP1 FET
23 RAM load
24 N+ resistor as in RAM "distributed" FET
25 Large Ohmic TLM
26 Small Ohmic TLM
27 Ohmic Metal/Active Area fingers 2.5 um space
28 Ohmic Metal/Active Area fingers 1.8 um space
29 Ohmic Metal-Gate Metal fingers over steps 1.0 um space
30 Two Contact O's
31 1.0 um Metal 1 resistor over steps
32 Metal 1 - Ohmic Metal - N+ implant contact string
33 4.0 um Ohmic Metal resistor
34 2.0 um Ohmic Metal resistor over steps
35 Contact 0 string 2X
36 Contact 0 string
37 2.0 um N+ implant
38 4.0 um N+ implant
Table B.1: Vitesse PCM Test Structure Number and Description
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Structure # Description
39 Metal 2 fingers over steps 1.5 um space
40 1.8 um Metal 2 resistor
41 Metal 1 fingers over steps 1.5 um space
42 1.2 um Metal 1 resistor
43 Metal 3 fingers over steps 4.0 um space
44 3.6 um Metal 2 resistor
45 2.4 um Metal 1 resistor
46 Metal 1 - Ohmic Metal contact string
47 Metal 1 - Gate Metal contact string
48 Metal 2 - Metal 1 contact string
49 Metal 3 - Metal 2 contact string
50 Metal 2 fingers over steps 1.8 um space
51 1.8 um Metal 2 resistor over steps
52 Metal 1 fingers over steps 1.8 um space
53 1.2 um Metal 1 resistors over steps
54 Gate Metal fingers over steps 1.5 um space
55 1.0 um Gate Metal resistor over steps
56 1.0 um Gate Metal resistor
57 2.0 um Gate Metal resistor
58 2.0 um Metal 3 resistor
59 4.0 um Metal 3 resistor
60 4.0 um Metal 3 resistor over steps
61 Metal 3 plate over Metal 2 fingers over steps
62 Metal 3 plate over Metal 2 resistor over steps
63 Metal 2 plate over Metal 1 fingers over steps
64 Metal 2 plate over Metal 1 resistor over steps
65 Metal 2 plate over Metal 1 resistor over flat
66 Metal 4 - Metal 3 contact string
67 Metal 4 fingers over steps 5.0 um space
68 5.0 um Metal 4 resistor over steps
69 Metal 2 and Metal 3 lines under Metal 4 fingers
Table B.1: Vitesse PCM Test Structure Number and Description
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Thermal Cycle Data Sheets
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CIM
A'
Tem] . Duration Date Thermal
Vitesse HGaAs3
Cycle Data Sheet
cirtcelE al 
Test
Bar 
Structures
# Device Des ription VT VT gm 9 m Ids Ids rs rs
# Device Description before after before after before after before after
1 1.5tm x 1 im EFET
2 41tm x 1 tm EFET
3 10 Im x 1 m EFET
4 10.Im x iim EFET
11 10im x 21m EFET
12 10 im x 3tim EFET
13 1.5Rm x llm DFET
16 101Im x 1 m DFET
19 10Im x 2tm DFET
n.b. units: vT (volts), gm (mS/mm), Ids (amps), rs (ohms) Wafer Key
1 = 1393502
Normal HGaAs3
2 = 139350L
Normal HGaAs3
3 = 15170.4
Ungated HGaAs3
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Appendix D
Circuit Layout Design
1 EB1 "array4xl_4"
1.1 Description
* Purpose: extraction of the ohmic contact resistance dependence on the ohmic
contact size and metal 1 via size.
* Contact string with 304 Ml-ohmic metal-S/D implant contacts with M1 in-
terconnect metal. The ohmic metal is 4.0 •tm x 4.0 pm and the M1 via is 1.4
ym x 1.4 /m (centered). The implant resistor dimensions are 2.0 /m long
and 6.0 Lm wide.
* Measurement: apply voltage v accros the terminals 1 and 2 and record current
i. contact resistance equals v/i/n/w where n = number of contacts in the
string and 1 equals the contact width in microns.
* Special Notes: NONE
* Verification: Lrc(ok), Grid(ok), Notch(ok), Gap(ok), Short(ok), HSPICE(yes).
1.2 Schematic and Layout
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SiO2 Dielectric
1.4um 2um 4um S/D Implant
Semi-Insulating GaAs
Figure 1: Schematic.
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L- --
2
INOUTI
INOUT2
EB
Figure 2: Layout.
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2 EB2 "array4x3_0"
2.1 Description
* Purpose: extraction of the ohmic contact resistance dependence on the ohmic
contact size and metal 1 via size.
* Contact string with 304 Mi-ohmic metal-S/D implant contacts with M1 in-
terconnect metal. The ohmic metal is 4.0 pm x 4.0 [pm and the M1 via is 3.0
/um x 3.0 /zm (centered). The implant resistor dimensions are 2.0 ytm long
and 6.0 pm wide.
* Measurement: apply voltage v accros the terminals 1 and 2 and record current
i. contact resistance equals v/i/n/w where n = number of contacts in the
string and 1 equals the contact width i n microns.
* Special Notes: NONE
* Verification: Lrc(ok), Grid(ok), Notch(ok), Gap(ok), Short(ok), HSPICE(yes).
2.2 Schematic and Layout
SiO2 Dielectric
3um 2um 4um S/D Implant
Semi-Insulating GaAs
Figure 3: Schematic.
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INOUT1
INOUT2
EB2
Figure 4: Layout.
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3 EB3 "array2xl _4"
3.1 Description
* Purpose: extraction of the ohmic contact resistance dependence on the ohmic
contact size and metal 1 via size.
* Contact string with 304 Mi-ohmic metal-S/D implant contacts with M1 in-
terconnect metal. The ohmic metal is 2.0 tm x 2.0 pm and the M1 via is 1.4
/pm x 1.4 tm (centered). The implant resistor dimensions are 3.6 um long
and 6.0 pm wide.
* Measurement: apply voltage v accros the terminals 1 and 2 and record current
i. contact resistance equals v/i/n/w where n = number of contacts in the
string and 1 equals the contact width i n microns.
* Special Notes: NONE
* Verification: Lrc(ok), Grid(ok), Notch(ok), Gap(ok), Short(ok), HSPICE(yes).
3.2 Schematic and Layout
SiO2 Dielectric
1.4um 3.6um 2um S/D Implant
Semi-Insulating GaAs
Figure 5: Schematic.
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INOUT1
INOUT2
EB
Figure 6: Layout.
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4 EB4 "array2A4xl _4nomet 1"
4.1 Description
* Purpose: extraction of the ohmic contact resistance without metal 1 via.
* Contact string with 304 GM-ohmic metal-S/D implant contacts and 304 M1-
GM contacts with M1 and GM interconnect metals (stacked to keep size of
string layout small yet pass notch and gap rule checks). The ohmic metal is
2.4 [tm x 2.4 [tm and the overlap with the GM "foot" is 1.4 /tm x 1.9 [um.
The M1 via to the GM is 1.4 tpm x 1.4 pm. M1 does not contact ohmic metal.
The implant resistor dimensions are 3.6 /tm long and 6.0 /tm wide.
* Measurement: apply voltage v accros the terminals 1 and 2 and record current
i. contact resistance equals v/i/n/w where n = number of contacts in the
string and 1 equals the contact width i n microns.
* Special Notes: NONE
* Verification: Lrc(ok), Grid(ok), Notch(ok), Gap(ok), Short(ok), HSPICE(yes).
4.2 Schematic and Layout
SiO2 Dielectric
Metal 1
Ohmic MetalAN=IIIII
1.9um 2.4um 3.6um S/D Implant
Semi-Insulating GaAs
Figure 7: Schematic.
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INOUT1
INOUT2
EB LI
Figure 8: Layout.
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5 EB5 "ringosc"
5.1 Description
* Purpose: extraction of the ring oscillator inverter delay with MESFET source
and drain ohmic contacts having metal 1 interconnnections.
* 23-stage ring oscillator with standard Mi-ohmic metal contacts. Inverter stage
has 10.0 /tm x 1.2 ym EFET with 2.8 /am x 3.4 um DFET active load. Ohmic
contact dimensions are the MESFET width x 2.4 [am and the metal 1 via
spacing is 0.5 ft.
* Layout-extracted HSPICE inverter-delay is 110 ps.
* Measurement: tie Vdd to 2.0V and Vss to 0.0V and monitor Vout (oscillo-
scope). Inverter delay equals the oscillation period T/46.
* Special Notes: NONE
* Verification: Lrc(ok), Grid(ok), Notch(ok), Gap(ok), Short(ok), HSPICE(ok).
5.2 Schematic and Layout
VDD=2V
GND = OV
Figure 9: Schematic.
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EBE
Figure 10: Layout.
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5.3 HSPICE Simulations
CELL EB5! RING OSCILLATOR TRANSIENT CURVES
94/11/09
700 OM
650. OM
600. OM
550.0M
500. OM
450. OM
400 .0M
350. OM
300. OM
250.0M
200 0M
150.0M
100.0M
55.9
Figure 11: Simulated performance.
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6 EB6 "ringosc_nometl"
6.1 Description
* Purpose: extraction of the ring oscillator inverter delay with MESFET source
and drain ohmic contacts having gate metal interconnnections.
* 23-stage ring oscillator with standard GM-ohmic metal and standard M1-GM
contacts. Inverter stage has 10.0 Am x 1.2 pm EFET with 2.8 Am x 3.4
,im DFET active load. M1 does not contact ohmic metal. Ohmic contact
dimensions are the MESFET width x 2.4 Aim and the metal 1 via spacing is
0.5 A.
* Layout-extracted HSPICE inverter-delay is 88 ps.
* Measurement: tie Vdd to 2.OV and Vss to 0.OV and monitor Vout (oscillo-
scope). Inverter delay equals the oscillation period T/46.
* Special Notes: Grid check with leaves shows two errors in leaf rcell-nometl.
This is not a physical error. CONO, which are contacts between S/D implant
and ohmic metal with gate metal sandwiched in between, is described in the
technology file with a zero width peice of gate metal. It is this peice of
"virtual-gate-metal" that does not grid check. Can grid check without leaves.
* Verification: Lrc(ok), Grid(ok), Notch(ok), Gap(ok), Short(ok), HSPICE(yes).
6.2 Schematic and Layout
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VDD=2V
GND = OV
Figure 12: Schematic.
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ru
EB6
Figure 13: Layout.
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7 EB7 "inverter"
7.1 Description
* Purpose: extraction of the ring oscillator inverter I-V characteristics with
MESFET source and drain ohmic contacts having metal 1 interconnnections.
* Discrete inverter has 10.0 im x 1.2 ,m EFET with 2.8 um x 3.4 ym DFET
active load. Standard Ml-ohmic metal contacts. Ohmic contact dimensions
are the MESFET width x 2.4 pm and the metal 1 via spacing is 0.5 up.
* Measurement: tie Vdd to 2.0V and Vss to 0.OV. Sweep Vin from 0.OV to 2.0V
and record Vout.
* Special Notes: NONE
* Verification: Lrc(ok), Grid(ok), Notch(ok), Gap(ok), Short(ok), HSPICE(yes).
7.2 Schematic and Layout
VDD=2V
W/L = 2.8um/3.4um
Vout
Vin
W/L = 10um/1.2um
GND = OV
Figure 14: Schematic.
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Figure 15: Layout.
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7.3 HSPICE Simulations
CELL EB7! INVERTER VIN - VOUT HSPICE SIMULATION
94 /11/09
1.90 ,6,
1.70
1.90
I g. 0 ............................................................................ ........................
v 1.30
L 1.20
T
....... ...................1.10
L
I 1.0N
900.OM
800.H0 M
700 GM
500.OM ... ...........................
400. M........ .... .. .....
300.0 M
200.GM
100 . M , I T . i .. . 1 .
500.OM 1.0 1.50
0. 2 (LIN) 2.0
Figure 16: Simulated performance.
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8 EB8 "inverternomet"
8.1 Description
* Purpose: extraction of the ring oscillator inverter I-V characteristics with
MESFET source and drain ohmic contacts having gate metal interconnnec-
tions.
* Discrete inverter has 10.0 im x 1.2 pm EFET with 2.8 Am x 3.4 pm DFET
active load. M1 does not contact ohmic metal. Standard GM-ohmic metal
and standard M1-GM contacts. Ohmic contact dimensions are the MESFET
width x 2.4 pm and the metal 1 via spacing is 0.5 p.
* Measurement: tie Vdd to 2.0V and Vss to 0.OV. Sweep Vin from O.OV to 2.0V
and record Vout.
* Special Notes: Grid check with leaves shows two errors in leaf rcellnometl.
This is not a physical error. CONO, which are contacts between S/D implant
and ohmic metal with gate metal sandwiched in between, is described in the
technology file with a zero width peice of gate metal. It is this peice of
"virtual-gate-metal" that does not grid check. Only CONO's that are larger
than default fail grid check.
* Verification: Lrc(ok), Grid(ok), Notch(ok), Gap(ok), Short(ok), HSPICE(yes).
8.2 Schematic and Layout
VDD=2V
W/L = 2.8um/3.4um
Vout
Vin
W/L = 10um/1.2um
GND = OV
Figure 17: Schematic.
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VTTPWR
A
OUTPUT
INPUT
GROUND
EBB
Figure 18: Layout.
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8.3 HSPICE Simulations
CELL EBB: INVERTERNOMETI VIN - VOUT HSPICE SIMULATION
94 /11/09
2.0 2EBB.SWO
2
1.90 .- ..
1.90
1.60
1.50
1 .40
1.90
S I1.30
L 1.20
1.0
N
900. 0N
800.OH
700. 0M
600.OH
500.OH
00. OH
200.OH
0oo.OM f i '1 i, i
500.OH 1.0 1 .50
0. 3 (LIN) 2.0
Figure 19: Simulated performance.
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9 EB9 "inverter_fets"
9.1 Description
* Purpose: extraction of the ring oscillator inverter FET I-V characteristics with
MESFET source and drain ohmic contacts having metal 1 interconnnections.
* Discrete 10.0 jim x 1.2 ,im EFET and a discrete 2.8 /Lm x 3.4 pm DFET.
Standard Mi-ohmic metal contacts. Ohmic contact dimensions are the MES-
FET width x 2.4 Itm and the metal 1 via spacing is 0.5 IL.
* Measurement: 1: hold Vs at ground and sweep Vd from -0.5V to 2.5V and
Vg from -1.5 to 1 (DFET) or 0 to 1.2 (EFET) and record ids. 2: hold Vs
at ground and Vd at 0.15V and sweep vgs from -1 to 1 and record ids. 3:
hold Vs at ground and Id at 1 micro amp and sweep vgs from OV to 1.2V and
record igs. 4: (DFET only) hold Vs and Vd at ground and sweep vgs from
OV to 1.2V and record igs.
* Special Notes: NONE
* Verification: Lrc(ok), Grid(ok), Notch(ok), Gap(ok), Short(ok), HSPICE(yes).
9.2 Schematic and Layout
EFET
Vd
Vg
Vs
DFET
Vd
Vg
Vs
W/L = 10um/1.2um W/L = 2.8um/3.4um
Figure 20: Schematic.
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EFET_DRAIN
EFET_GATE 2 DFET_GATE
L4EFET_SOURCE DFET_SOURCE
EBI
Figure 21: Layout.
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DFETDRAIN
9.3 HSPICE Simulations
CELL EB9E: INVERTER EFET I-V CURVES
94/11/09
1.5790M EB9E.SWO
- -ICVD)
1.20M
1.OH 5
900.OU
E cO ou. .
P
R 900.OU
E
S 200.0U
o
L -200. OU
-900.OU
OO.OU ii ...........
500.0M 1.0 1.50 2.0
VOLTS (LIN) 2.4920
Figure 22: Simulated performance.
CELL EB9SD INVERTER OFET I-V CURVES
99/11/09
EB90.SWO
4 00 .OU ............... ........ ......... ...- I VD )
300 .OU . . . . . . . . . . . . . .
250.OU
S 150 .0U
-100 OU
-150 OU
-300.0U
-350.0U
-450.OU
-500.0U i i i ..... ... .....0. 1.0 2.0
-512.06M VOLTS (LIN) 2. 920
Figure 23: Simulated performance.
142
-1
10 EB10 "inverterfet s nomet 1"
10.1 Description
* Purpose: extraction of the ring oscillator inverter FET I-V characteristics with
MESFET source and drain ohmic contacts having gate metal interconnnec-
tions.
* Discrete 10.0 pm x 1.2 pm EFET and a discrete 2.8 pm x 3.4 pm DFET.
Standard GM-ohmic metal and standard M1-GM contacts. M1 does not con-
tact ohmic metal. Ohmic contact dimensions are the MESFET width x 2.4
pm and the metal 1 via spacing is 0.5 p.
* Measurement: measurement 1: hold Vs at ground and sweep Vd from -0.5V
to 2.5V and Vg from -1.5 to 1 (DFET) or 0 to 1.2 (EFET) and record ids. 2:
hold Vs at ground and Vd at 0.15V and sweep vgs from -1 to 1 and record
ids. 3: hold Vs at ground and Id at 1 micro amp and sweep vgs from OV to
1.2V and record igs. 4: (DFET only) hold Vs and Vd at ground and sweep
vgs from OV to 1.2V and record Igs.
* Special Notes: Grid check with leaves shows two errors in leaf rcellnometl.
This is not a physical error. CONO, which are contacts between S/D implant
and ohmic metal with gate metal sandwiched in between, is described in the
technology file with a zero width peice of gate metal. It is this peice of
"virtual-gate-metal" that does not grid check. Only CONO's that are larger
than default fail grid check.
* Verification: Lrc(ok), Grid(ok), Notch(ok), Short(ok), HSPICE(ok).
10.2 Schematic and Layout
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DFETEFET
Vd
Vg
Vs
W/L = 10um/1.2um
Vd
Vg
Vs
W/L = 2.8um/3.4um
Figure 24: Schematic.
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EFET_DRAIN
EFET CGATE 2
EFET_SOURCE
DFET_DRAIN
D OFET GATE
I DFETSOURCE
EBID
Figure 25: Layout.
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10.3 HSPICE Simulations
CELL EB1OEI INVERTERNOMET1 EFET I-V CURVES
94/11/09
EB1OE.SWO
1 .40M -I
1.20M
900.0U
E 00.OU
P 500.0OU
S 200.0U 3
FI - S i i e u d r m
L -200.0U 
.
N - -.00.OU . .. . .
-300.0U .
-900.0U
-1.OM
-1.20M :
-1.SOM
S- jL-,200 . ...... ............ .. .........i ................
- GO O. I.0 2.0
-509.004 3 LINU 2.50
Figure 26: Simulated performance.
CELL EB1OD: INVERTERNOMETI DFET I-V CURVES
99/11/09
950.0U 
-IEVD]
300 .0U
200.0 U
X 150.OU
s 50.OU -
So o...i. . . .
5 .0 -50. 2.
I -100.OU1
-200.0U
-2 5 0 .O U .. . . .. . . . . . . . . . . . . . . . . . . . I V
-350.0U
-400.OU
-450.0U.
-5 00 .0 U...... ...... ...... ...... ......-....... ....... .. I ..........r
0. 1.0 2.0
-512.0BM VOLTS (LIN) 2..920
Figure 27: Simulated performance.
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